TAS3218IPZP datasheet(24/78 Pages) TI

24 / 78 page

Reset

State

DAP -> Idle

uP -> Initialization

I2C BUS -> HIGH

uP Flushs

Internal RAM

uP -> Cmd to

Flush Delay

Memory

uP Flushs

External RAM

uP Flushs

DAP Coef/Data

RAM

uP Sets default

H/W configuration

Enable DAP

Processing start

RAM Flushed

RESET = False

RESET = True

RAM Flushed

Delay Memory Flush command issued

Variables initialized

RAM Flushed

Default Values

Loaded

Enable I2C

Master mode

Setup

I2C Master I /F

Initialize

DPLL

PLL Locked and Stable

Successful Load

Zero length data

header has been read

3 Reads tried

SCL, SDA = LOW for 1ms detected

Start-up Oscillator

Any State

uP initialize

its variables

uP Flushs DAP

Instruction RAM

uP Flushs

uP Instruction

RAM

RAM Flushed

EEPROM

Load Process

Disable I 2C

Master mode

Switch ROM to RAM

IDLE uP

Start App uP Code

Check GPIO 1

Loaddefault

DAP Program

andcoefficient

GPIO 1 = Low

GPIO 1

output Low

Loaded

Setup

I2C Slave I/F

GPIO1 = High

Main IDLE loop

Test Processing

Routine

Test command

received

I2C Slave

download process

Slave download

command received

Successful Load

Zero length data header

has been received

TAS3218

SLES235 – JULY 2008 ....................................................................................................................................................................................................... www.ti.com

Figure 17. Boot-Up Sequence

Detailed information about the boot-up sequence is described in Table 4.

Submit Documentation Feedback

Product Folder Link(s): TAS3218

TAS3218IPZP Datasheet(PDF) 24 Page - Texas Instruments

TAS3218IPZP Datasheet(HTML) 24 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78

Datasheet Download

Link URL