Electronic Components Datasheet Search
  English  ▼

X  

M32C83T Datasheet(PDF) 334 Page - Renesas Technology Corp

Part # M32C83T
Description  16/32-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M32C/80 SERIES
PDF  527 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M32C83T Datasheet(HTML) 334 Page - Renesas Technology Corp

Back Button M32C83T Datasheet HTML 330Page - Renesas Technology Corp M32C83T Datasheet HTML 331Page - Renesas Technology Corp M32C83T Datasheet HTML 332Page - Renesas Technology Corp M32C83T Datasheet HTML 333Page - Renesas Technology Corp M32C83T Datasheet HTML 334Page - Renesas Technology Corp M32C83T Datasheet HTML 335Page - Renesas Technology Corp M32C83T Datasheet HTML 336Page - Renesas Technology Corp M32C83T Datasheet HTML 337Page - Renesas Technology Corp M32C83T Datasheet HTML 338Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 334 / 527 page
background image
Page 311
8
8
4
f
o
6
0
0
2
,
1
3
.
n
a
J
1
3
.
1
.
v
e
R
1
3
1
0
-
4
3
0
0
B
9
0
J
E
R
21. Intelligent I/O (Group 2 Communication Function)
)
T
3
8
/
C
2
3
M
,
3
8
/
C
2
3
M
(
p
u
o
r
G
3
8
/
C
2
3
M
Table 21.31 Register to be Used and Settings
Register
Bit
Function
G2BCR0
BCK1 to BCK0
Set to "112"
DIV4 to DIV0
Select divide ratio of count source
IT
Set to "0"
G2BCR1
7 to 0
Set to "0001 00102"
G2POCR0
7 to 0
Set to "0000 01112"
G2POCR1
7 to 0
Set to "0000 01112"
G2BCR2
7 to 0
Set to "0000 00102"
G2PO0
15 to 0
Set bit rate
= transfer clock frequency
G2PO2
15 to 0
Set to a value smaller than the G2PO0 register
G2FE
IFE2 to IFE0
Set to "1112"
G2MR
GMD1 to GMD0
Set to "012"
CKDIR
Select internal or external clock
UFORM
Select either LSB first or MSB first
IRS
Select how the transmit interrupt is generated
G2CR
TE
When transmission is enabled, set to "1"
TXEPT
Transmit register empty flag
TI
Transmit buffer empty flag
RE
When reception is enabled, set to "1"
RI
Receive complete flag
OPOL
ISTxD2 output polarity inverse (usually set to "0")
IPOL
ISRxD2 input polarity inverse (usually set to "0")
G2TB
15 to 0
Write transfer bit length and transmit data
G2RB
15 to 0
Received data and error flag are stored
fBT2
2 x (setting value + 2)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com