M32C83T datasheet(231/527 Pages) RENESAS

231 / 527 page

Page 208

16. Serial I/O (Special Function)

)

(

Input Signal to the

SS Pin in the Master

Data Output Timing

Data Input Timing

"H"

"L"

Clock Output

(CKPOL=0, CKPH=0)

"H"

"L"

Clock Output

(CKPOL=1, CKPH=0)

"H"

"L"

Clock Output

(CKPOL=0, CKPH=1)

"H"

"L"

Clock Output

(CKPOL=1, CKPH=1)

"H"

"L"

"H"

"L"

16.4.2 Clock Phase Setting Function

The CKPH bit in the UiSMR3 register (i=0 to 4) and the CKPOL bit in the UiC0 register select one of four

combinations of transfer clock polarity and phases.

The transfer clock phase and polarity must be the same between the master and the slave involved in the

transfer.

16.4.2.1 When setting the DINC Bit to "0" (Master (Internal Clock))

Figure 16.24 shows transmit and receive timing.

16.4.2.2 When Setting the DINC Bit to "1" (Slave (External Clock))

_____

When the CKPH bit is set to "0" (no clock delay) and the SSi input pin is held high ("H"), the STxDi pin

_____

is placed in a high-impedance state. When the SSi input pin becomes low ("L"), conditions to start a

serial transfer are met, but output is indeterminate. The serial transmission is synchronized with the

transfer clock. Figure 16.25 shows the transmit and receive timing.

_____

When the CKPH bit is set to "1" (clock delay) and the SSi input pin is held high ("H"), the STxDi pin is

_____

placed in a high-impedance state. When the SSi pin becomes low ("L"), the first data is output. The

serial transmission is synchronized with the transfer clock. Figure 16.26 shows the transmit and

receive timing.

Figure 16.24 Transmit and Receive Timing in Master Mode (Internal Clock)

M32C83T Datasheet(PDF) 231 Page - Renesas Technology Corp

M32C83T Datasheet(HTML) 231 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL