M32C83T datasheet(239/527 Pages) RENESAS

239 / 527 page

Page 216

16. Serial I/O (Special Function)

)

(

If the output level of the TxDi pin (i=0 to 4) differs from the input level of the RxDi pin, an interrupt request is

generated.

UART0 and UART3 are assigned software interrupt number 40. UART1 and UART4 are assigned number

41. When using the bus conflict detect function of UART0 or UART3, of UART1 or UART4, set the IFSR6

bit and the IFSR7 bit in the IFSR register accordingly.

When the ABSCS bit in the UiSMR register is set to "0" (rising edge of the transfer clock), it is determined,

on the rising edge of the transfer clock, if the output level of the TxD pin and the input level of the RxD pin

match. When the ABSCS bit is set to "1" (timer Aj underflow), it is determined when the timer Aj (timer A3

in UART0, timer A4 in UART1, timer A0 in UART2, timer A3 in UART3, the timer A4 in UART4) overflows.

Use the timer Aj in one-shot timer mode.

When the ACSE bit in the UiSMR register is set to "1" (automatic clear at bus conflict) and the IR bit in the

BCNiIC register to "1" (discrepancy detected), the TE bit is set to "0" (transmit disable).

When the SSS bit in the UiSMR register is set to "1" (synchronized with RxDi), the TxDi pin starts transmit-

ting data on the falling edge of the RxDi pin. Figure 16.28 shows bits associated with the bus conflict detect

function.

M32C83T Datasheet(PDF) 239 Page - Renesas Technology Corp