Electronic Components Datasheet Search
  English  ▼

X  

M32C83T Datasheet(PDF) 237 Page - Renesas Technology Corp

Part # M32C83T
Description  16/32-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M32C/80 SERIES
PDF  527 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M32C83T Datasheet(HTML) 237 Page - Renesas Technology Corp

Back Button M32C83T Datasheet HTML 233Page - Renesas Technology Corp M32C83T Datasheet HTML 234Page - Renesas Technology Corp M32C83T Datasheet HTML 235Page - Renesas Technology Corp M32C83T Datasheet HTML 236Page - Renesas Technology Corp M32C83T Datasheet HTML 237Page - Renesas Technology Corp M32C83T Datasheet HTML 238Page - Renesas Technology Corp M32C83T Datasheet HTML 239Page - Renesas Technology Corp M32C83T Datasheet HTML 240Page - Renesas Technology Corp M32C83T Datasheet HTML 241Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 237 / 527 page
background image
Page 214
8
8
4
f
o
6
0
0
2
,
1
3
.
n
a
J
1
3
.
1
.
v
e
R
1
3
1
0
-
4
3
0
0
B
9
0
J
E
R
16. Serial I/O (Special Function)
)
T
3
8
/
C
2
3
M
,
3
8
/
C
2
3
M
(
p
u
o
r
G
3
8
/
C
2
3
M
16.6 Special Mode 4 (IE Mode)
In IE mode, devices connected with the IEBus can communicate in UART mode.
Table 16.30 lists registers to be used and settings. Tables 16.30 to 16.32 list pin settings.
Table 16.30. Registers To Be Used and Settings in IE Mode
Register
Bit
Function
UiTB
0 to 8
Set transmit data
UiRB
0 to 8
Received data can be read
OER, FER,
Error flags
PER, SUM
UiBRG
0 to 7
Set bit rate
UiMR
SMD2 to SMD0
Set to "1102"
CKDIR
Select the internal clock or external clock
STPS
Set to "0"
PRY
Disabled because PRYE=0
PRYE
Set to "0"
IOPOL
Select TxD and RxD I/O polarity
UiC0
CLK1 to CLK0
Select the count source for the UiBRG register
CRS
Disabled because CRD=1
TXEPT
Transfer register empty flag
CRD
Set to "1"
NCH
Select output format of the TxDi pin
CKPOL
Set to "0"
UFORM
Set to "0"
UiC1
TE
Set to "1" to enable data transmission
TI
Transfer buffer empty flag
RE
Set to "1" to enable data reception
RI
Reception complete flag
UiIRS
Select how the UARTi transmit interrupt is generated
UiRRM, UiLCH,
Set to "0"
SCLKSTPB
UiSMR
0 to 3
Set to "00002"
ABSCS
Select bus conflict detect sampling timing
ACSE
Set to "1" to automatically clear the transmit enable bit
SSS
Select transmit start condition
SCLKDIV
Set to "0"
UiSMR2
0 to 7
Set to "0016"
UiSMR3
0 to 7
Set to "0016"
UiSMR4
0 to 7
Set to "0016"
IFSR
IFSR6, IFSR7
Select how the bus conflict interrupt occurs
i=0 to 4



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com