 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
M32C83T Datasheet(PDF) 289 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M32C83T Datasheet(HTML) 289 Page - Renesas Technology Corp |
|
|
289 / 527 page  Page 266 8 8 4 f o 6 0 0 2 , 1 3 . n a J 1 3 . 1 . v e R 1 3 1 0 - 4 3 0 0 B 9 0 J E R 21. Intelligent I/O (Base Timer) ) T 3 8 / C 2 3 M , 3 8 / C 2 3 M ( p u o r G 3 8 / C 2 3 M Figure 21.17 Cascaded Connection f1 fBT1 Bit 15 overflow in the group0 base timer Two-phase pulse signal is applied Waveform generation match signal Request from the INT pin Request by matching the base timer with the G1PO0 register Request from group0 BT0S, BT1S : Bits in the BTSR register BTS, CAS : Bits in the GiBCR1 register (i=0,1) BCK1 to BCK0 : Bits in the GiBCR0 register (i = 0,1) j=0 to 7, k=1,2,6,7 BT0S BTS BCK1 to BCK0 10 11 BT1S BTS CAS CAS 1 0 1 0 CAS 1 0 Divider by 2(n+1) Group0 base timer G0TMj register G0POj register Group1 base timer G1TMj register G1POj register Request from the INT pin Request by matching the base timer with the G0PO0 register Request from group1 INPC1k triggered by the time measurement INPC0j triggered by the time measurement Figure 21.18 Counter Increment Mode (Group 0 and 1) j=4,7,8,11 k=0 to 3 The above applies under the following conditions: • The RST1 bit in the GiBCR1 register is set to "0" (the base timer is not reset by matching the base timer with the GiPO0 register) • The UD1 to UD0 bits in the GiBCR1 register are set to "002" (counter increment mode) j=4,7,8,11 k=0 to 3 The above applies under the following conditions: • The RST1 bit in the GiBCR1 register is set to "0" (the base timer is not reset by matching the base timer with the GiPO0 register) • The UD1 to UD0 bits in the GiBCR1 register are set to "002" (counter increment mode) BTkR bit in IIOjIR register BTkR bit in IIOjIR register Base Timer i Base Timer i b14 overflow signal b15 overflow signal Write "0" by program if setting to "0" FFFF16 800016 000016 (1) The IT in the GiBCR0 register (i=0,1) is set to "0" (bit 15 in the base timer overflows) (2) The IT in the GiBCR0 register (i=0,1) is set to "1" (bit 14 in the base timer overflows) "1" "0" "0" "1" FFFF16 800016 000016 "1" "0" "0" "1" 400016 C00016 Write "0" by program if setting to "0" |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
