Electronic Components Datasheet Search
  English  ▼

X  

M32C83T Datasheet(PDF) 309 Page - Renesas Technology Corp

Part # M32C83T
Description  16/32-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M32C/80 SERIES
PDF  527 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M32C83T Datasheet(HTML) 309 Page - Renesas Technology Corp

Back Button M32C83T Datasheet HTML 305Page - Renesas Technology Corp M32C83T Datasheet HTML 306Page - Renesas Technology Corp M32C83T Datasheet HTML 307Page - Renesas Technology Corp M32C83T Datasheet HTML 308Page - Renesas Technology Corp M32C83T Datasheet HTML 309Page - Renesas Technology Corp M32C83T Datasheet HTML 310Page - Renesas Technology Corp M32C83T Datasheet HTML 311Page - Renesas Technology Corp M32C83T Datasheet HTML 312Page - Renesas Technology Corp M32C83T Datasheet HTML 313Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 309 / 527 page
background image
Page 286
8
8
4
f
o
6
0
0
2
,
1
3
.
n
a
J
1
3
.
1
.
v
e
R
1
3
1
0
-
4
3
0
0
B
9
0
J
E
R
21. Intelligent I/O (Waveform Generation Function)
)
T
3
8
/
C
2
3
M
,
3
8
/
C
2
3
M
(
p
u
o
r
G
3
8
/
C
2
3
M
Base timer i
(1) Free-running operation
(RST2 to RST0 bits in the GiBCR1 register are set to "0002")
OUTCij pin
POijR bit
i=2 to 3, j=0 to 7
m : Setting value of the GiPOj register (000016 to FFFF16)
POijR bit : Bits in the IIO3IR to IIO11IR registers
The above applies to the following conditions.
The IVL bit in the GiPOCRj register is set to "0" (output "L" as an initial value). The INV
bit is set to "0" (no output inversed).
RST2 to RST0 bits in the GiBCR1 register are set to "0002" (no base timer reset).
(2) The base timer is reset when the base timer matches the GiPO0 register
(The RST1 bit is set to "1" and both RST0 and RST2 bits are set to "0")
i=2 to 3, j=1 to 7
m : Setting value of the GiPOj register (000016 to FFFF16)
n: Setting value of the GiPO0 register (000116 to FFFD16)
POijR bit : Bits in the IIO0IR to IIO11IR registers
The above applies to the following condition.
The IVL bit in the GiPOCRj register is set to "0" (output "L" as an initial value). The INV
bit is set to "0" (no output inversed).
m < n+2
FFFF16
1
0
m
0
1
m
65535
000016
m
n+2
FFFF16
1
0
m
n+2
0
1
000016
RTPj bit
Base timer i
OUTCij pin
POijR bit
Write "0" by program
if setting to "0"
Write "0" by program
if setting to "0"
"H"
"L"
"1"
"0"
"H"
"L"
"1"
"0"
RTPj bit
Figure 21.29 Real-time Port Output Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com