Electronic Components Datasheet Search
  English  ▼

X  

AFE5805 Datasheet(PDF) 21 Page - Texas Instruments

Click here to check the latest version.
Part # AFE5805
Description  FULLY-INTEGRATED, 8-CHANNEL ANALOG FRONT-END FOR ULTRASOUND 0.85nV/?숰z, 12-Bit, 50MSPS, 122mW/Channel
PDF  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AFE5805 Datasheet(HTML) 21 Page - Texas Instruments

Back Button AFE5805 Datasheet HTML 17Page - Texas Instruments AFE5805 Datasheet HTML 18Page - Texas Instruments AFE5805 Datasheet HTML 19Page - Texas Instruments AFE5805 Datasheet HTML 20Page - Texas Instruments AFE5805 Datasheet HTML 21Page - Texas Instruments AFE5805 Datasheet HTML 22Page - Texas Instruments AFE5805 Datasheet HTML 23Page - Texas Instruments AFE5805 Datasheet HTML 24Page - Texas Instruments AFE5805 Datasheet HTML 25Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 51 page
background image
SERIAL INTERFACE
Register Initialization
Serial Port Interface (SPI) Information
(connectexternally)
VCA_CS
RST
[H4]
[H9]
VCA_SCLK
VCA_SDATA
ADS_CS
ADS_SCLK
ADS_SDATA
ADS_RESET
ADS_RESET
[H8]
SDATA
[H76]
CS
[H6]
SCLK
[L9]
EN_SM
Tieto:
+3.3V(AVDD1)
[H5]
AFE5805
AFE5805
www.ti.com................................................................................................................................................. SBOS421C – MARCH 2008 – REVISED OCTOBER 2008
The AFE5805 has a set of internal registers that can be accessed through the serial interface formed by pins CS
(chip select, active low), SCLK (serial interface clock), and SDATA (serial interface data). When CS is low, the
following actions occur:
• Serial shift of bits into the device is enabled
• SDATA (serial data) is latched at every rising edge of SCLK
• SDATA is loaded into the register at every 24th SCLK rising edge
If the word length exceeds a multiple of 24 bits, the excess bits are ignored. Data can be loaded in multiples of
24-bit words within a single active CS pulse. The first eight bits form the register address and the remaining 16
bits form the register data. The interface can work with SCLK frequencies from 20MHz down to very low speeds
(a few hertz) and also with a non-50% SCLK duty cycle.
After power-up, the internal registers must be initialized to the respective default values. Initialization can be
done in one of two ways:
1. Through a hardware reset, by applying a low-going pulse on the ADS_RESET pin; or
2. Through a software reset; using the serial interface, set the S_RST bit high. Setting this bit initializes the
internal registers to the respective default values and then self-resets the bit low. In this case, the
ADS_RESET pin stays high (inactive).
Figure 41. Typical Connection Diagram for the SPI Control Lines
Copyright © 2008, Texas Instruments Incorporated
Submit Documentation Feedback
21
Product Folder Link(s): AFE5805



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com