Electronic Components Datasheet Search
  English  ▼

X  

SH7046 Datasheet(PDF) 55 Page - Renesas Technology Corp

Part # SH7046
Description  Renesas 32-Bit RISC Microcomputer SuperH RISC engine Family/SH7046 Series
PDF  611 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7046 Datasheet(HTML) 55 Page - Renesas Technology Corp

Back Button SH7046 Datasheet HTML 51Page - Renesas Technology Corp SH7046 Datasheet HTML 52Page - Renesas Technology Corp SH7046 Datasheet HTML 53Page - Renesas Technology Corp SH7046 Datasheet HTML 54Page - Renesas Technology Corp SH7046 Datasheet HTML 55Page - Renesas Technology Corp SH7046 Datasheet HTML 56Page - Renesas Technology Corp SH7046 Datasheet HTML 57Page - Renesas Technology Corp SH7046 Datasheet HTML 58Page - Renesas Technology Corp SH7046 Datasheet HTML 59Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 611 page
background image
Section 2 CPU
Rev. 4.00 Dec 05, 2005 page 11 of 564
REJ09B0270-0400
2.2.2
Control Registers
The control registers consist of three 32-bit registers: status register (SR), global base register
(GBR), and vector base register (VBR). The status register indicates processing states. The global
base register functions as a base address for the indirect GBR addressing mode to transfer data to
the registers of on-chip peripheral modules. The vector base register functions as the base address
of the exception processing vector area (including interrupts).
Status Register (SR):
Bit
Bit Name
Initial
Value
R/W
Description
31 to
10
All 0
R/W
Reserved
These bits are always read as 0. The write value
should always be 0.
9
M
Undefined
R/W
Used by the DIV0U, DIV0S, and DIV1 instructions.
8
Q
Undefined
R/W
Used by the DIV0U, DIV0S, and DIV1 instructions.
7 to 4
I3 to I0
All 1
R/W
Interrupt mask bits.
3, 2
All 0
R/W
Reserved
These bits are always read as 0. The write value
should always be 0.
1
S
Undefined
R/W
S bit
Used by the MAC instruction.
0
T
Undefined
R/W
T bit
The MOVT, CMP/cond, TAS, TST, BT (BT/S), BF
(BF/S), SETT, and CLRT instructions use the T bit to
indicate true (1) or false (0).
The ADDV, ADDC, SUBV, SUBC, DIV0U, DIV0S,
DIV1, NEGC, SHAR, SHAL, SHLR, SHLL, ROTR,
ROTL, ROTCR, and ROTCL instructions also use the
T bit to indicate carry/borrow or overflow/underflow.
Global Base Register (GBR): Indicates the base address of the indirect GBR addressing mode.
The indirect GBR addressing mode is used in data transfer for on-chip peripheral modules register
areas and in logic operations.
Vector Base Register (VBR): Indicates the base address of the exception processing vector area.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com