Electronic Components Datasheet Search
  English  ▼

X  

7220 Datasheet(PDF) 215 Page - Renesas Technology Corp

Part # 7220
Description  8-BIT SINGLE-CHIP MICROCOMPUTER
PDF  303 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7220 Datasheet(HTML) 215 Page - Renesas Technology Corp

Back Button 7220 Datasheet HTML 211Page - Renesas Technology Corp 7220 Datasheet HTML 212Page - Renesas Technology Corp 7220 Datasheet HTML 213Page - Renesas Technology Corp 7220 Datasheet HTML 214Page - Renesas Technology Corp 7220 Datasheet HTML 215Page - Renesas Technology Corp 7220 Datasheet HTML 216Page - Renesas Technology Corp 7220 Datasheet HTML 217Page - Renesas Technology Corp 7220 Datasheet HTML 218Page - Renesas Technology Corp 7220 Datasheet HTML 219Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 215 / 303 page
background image
5-42
APPLICATION
5.5 Example of I2C-BUS control by software (M37220M3-XXXSP/FP)
7220 Group User’s Manual
s DELAY ADJ
This adjusts the RF AGC delay point.
The output level of tuner decreases when the value
increase, the output level increases when the value decreases.
s POS/NEG
This switch sets the VIF output signal to either the positive or the negative modulation signal.
When “0,” the negative modulation signal is selected; when “1,” the positive modulation signal is
selected.
s VCO ADJ
This register changes the free running frequency of VIF VCO. The frequency increases when the
value increases, the frequency decreases when the value decreases.
s A MUTE
This is the audio mute ON/OFF.
s 4.5/6.0
This bit must be set to “1” when the sound carrier frequency is 4.5 MHz. Set “0” when the
frequency is other values.
s DFA, DL TIME
In order to adjust the color signal and the luminance signal is delayed using the on-chip delay-line.
The DL TIME register adjusts the delay approximately, and the DFA register performes the fine
adjustments. When DFA is “1,” actual delay time is +50 ns; when “0,” it is +0 ns. For relationship
between DFA and DL TIME, refer to “Table 5.5.9.”
s DBF
The M52340SP has 2 TRAP; the second TRAP extends the bandwidth of the TRAP, described
below. DBF is the ON/OFF switch for the second TRAP. When “1,” it is on; when “0,” it is off. DBF
is used in SECAM and other methods.
s TRAP
This is the TRAP ON/OFF switch for taking out the luminance signal (Y-signal) by Y/C separation
(Y = Y-signal, C = color signal) of the composite video signal. When “1,” it is on; when “0,” it is
off.
s AUDIO ATT
Data is set (“0” to “127”) to change the volume.
Data
0
1
2
3
4
5
6
7
DL
TIME1
0
0
0
0
1
1
1
1
Actual
delay time
170 ns
120 ns
330 ns
280 ns
410 ns
360 ns
490 ns
440 ns
DL
TIME0
0
0
1
1
0
0
1
1
DFA
0
1
0
1
0
1
0
1
Table 5.5.9 Relationship between DFA and DL TIME



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com