Electronic Components Datasheet Search
  English  ▼

X  

MG2RT Datasheet(PDF) 9 Page - ATMEL Corporation

Part # MG2RT
Description  Rad Tolerant 350K Used Gates 0.5 關m CMOS Sea of Gates
PDF  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

MG2RT Datasheet(HTML) 9 Page - ATMEL Corporation

Back Button MG2RT Datasheet HTML 5Page - ATMEL Corporation MG2RT Datasheet HTML 6Page - ATMEL Corporation MG2RT Datasheet HTML 7Page - ATMEL Corporation MG2RT Datasheet HTML 8Page - ATMEL Corporation MG2RT Datasheet HTML 9Page - ATMEL Corporation MG2RT Datasheet HTML 10Page - ATMEL Corporation MG2RT Datasheet HTML 11Page - ATMEL Corporation MG2RT Datasheet HTML 12Page - ATMEL Corporation MG2RT Datasheet HTML 13Page - ATMEL Corporation  
Zoom Inzoom in Zoom Outzoom out
 9 / 13 page
background image
9
4115L–AERO–06/05
MG2RT
Electrical Characteristics
Absolute Maximum Ratings
DC Characteristics
Ambient temperature under bias (TA)
Military ......................................................-55 to +125
°C
Junction temperature.................................... TJ < 175
°C
Storage temperature.................................-65 to +150
°C
TTL/CMOS:
Supply voltage VDD ................................... -0.5V to +7V
I/O voltage ......................................-0.5V to VDD + 0.5V
Note:
Stresses above those listed may cause permanent
damage to the device. Exposure to absolute maxi-
mum rating conditions for extended period may affect
device reliability.
Table 3. DC Characteristics - Specified at VDD = +5V ± 10%
Symbol
Parameter
Min
Typ
Max
Unit
Conditions
VIL
Input LOW voltage (3)
CMOS input
TTL input
0
0
1.5
0.8
V
VIH
Input HIGH voltage(3)
CMOS input
TTL input
3.5
2.2
VDD
VDD
V
VOL
Output LOW voltage
0.4
V
IOL =24, 12, 6, 3 mA(1)
VOH
Output HIGH voltage
3.9
V
IOL =-24, -12, -6, -3 mA(1)
VT+
Schmitt trigger positive threshold
CMOS input
TTL input
3.6
1.8
V
VT-
Schmitt trigger negative threshold
CMOS input
TTL input
1.2
1.0
V
Delta V
CMOS hysteresis 25
°C/5V
TTL hysteresis 25
°C/5V
1.9
0.6
V
IL
Input leakage
No pull up/down
Pull up
Pull down
-5
-55
79
-69
125
+5
-120
330
µA
µA
µA
IOZ
3-State Output Leakage current
-5
+5
µA
IOS
Output Short circuit current
IOSN
IOSP
90
180
270
540
mA
BOUT3
BOUT6
BOUT12
BOUT24
ICCSB
Leakage current per cell
1.0
10.0
nA
ICCOP
Operating current per cell
0.39
0.58
µA/MHz/gate
Notes: 1. According buffer: Bout24, Bout12, Bout6, Bout3.
2. Supplied as a design limit but not guaranteed or tested. No more than one output at a time may be shorted for a maximum
duration of 10 seconds.
3. Without Schmitt trigger.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com