Electronic Components Datasheet Search
  English  ▼

X  

ATAR090 Datasheet(PDF) 45 Page - ATMEL Corporation

Part # ATAR090
Description  Low-current Microcontroller for Wireless Communication
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

ATAR090 Datasheet(HTML) 45 Page - ATMEL Corporation

Back Button ATAR090 Datasheet HTML 41Page - ATMEL Corporation ATAR090 Datasheet HTML 42Page - ATMEL Corporation ATAR090 Datasheet HTML 43Page - ATMEL Corporation ATAR090 Datasheet HTML 44Page - ATMEL Corporation ATAR090 Datasheet HTML 45Page - ATMEL Corporation ATAR090 Datasheet HTML 46Page - ATMEL Corporation ATAR090 Datasheet HTML 47Page - ATMEL Corporation ATAR090 Datasheet HTML 48Page - ATMEL Corporation ATAR090 Datasheet HTML 49Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 75 page
background image
45
ATAR090/ATAR890
4696D–4BMCU–12/04
9-bit Shift Mode
In the 9-bit shift mode, the SSI is able to handle the MCL protocol (described below). It
always operates as an MCL master device, i.e., SC is always generated and output by
the SSI. Both the MCL start and stop conditions are automatically generated whenever
the SSI is activated or deactivated by the SIR-bit. In accordance with the MCL protocol,
the output data is always changed in the clock low phase and shifted in on the high
phase.
Before activating the SSI (SIR = 0) and commencing an MCL dialog, the appropriate
data direction for the first word must be set using the SDD control bit. The state of this
bit controls the direction of the data port (BP43 or MCL_SD). Once started, the 8 data
bits are, depending on the selected direction, either clocked into or out of the shift regis-
ter. During the 9th clock period, the port direction is automatically switched over so that
the corresponding acknowledge bit can be shifted out or read in. In transmit mode, the
acknowledge bit received from the device is captured in the SSI Status Register (TACK)
where it can be read by the controller. In receive mode, the state of the acknowledge bit
to be returned to the device is predetermined by the SSI Status Register (RACK).
Changing the directional mode (TX/RX) should not be performed during the transfer of
an MCL telegram. One should wait until the end of the telegram which can be detected
using the SSI interrupt (IFN = 1) or by interrogating the ACT status.
Once started, a 9-bit telegram will always run to completion and will not be prematurely
terminated by the SIR bit. So, if the SIR-bit is set to ‘1’ in mid telegram, the SSI will com-
plete the current transfer and terminate the dialog with an MCL stop condition.
Figure 47. Example of MCL Transmit Dialog
7 6 54 321
7 6 5 4 32 10 A
msb
lsb
tx data 1
tx data 2
msb
lsb
Write STB
(tx data 1)
SC
SD
SRDY
ACT
Interrupt
(IFN = 0)
Interrupt
(IFN = 1)
0A
Write STB
(tx data 2)
SIR
SDD
Start
Stop



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com