| Electronic Components Datasheet Search |
|
AT90USB646 Datasheet(PDF) 368 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT90USB646 Datasheet(HTML) 368 Page - ATMEL Corporation |
|
368 / 459 page ![]() 368 7593H–AVR–11/08 ATmega32U6/AT90USB64/128 Note: 1. The SPIEN Fuse is not accessible in serial programming mode. 2. See Table 28-8 on page 364 for details. 3. See “Watchdog Timer Control Register - WDTCSR” on page 65 for details. 4. Never ship a product with the OCDEN Fuse programmed regardless of the setting of Lock bits and JTAGEN Fuse. A programmed OCDEN Fuse enables some parts of the clock system to be running in all sleep modes. This may increase the power consumption. Note: 1. The default value of SUT1..0 results in maximum start-up time for the default clock source (258K CK + 4.1ms). See Table 8-1 on page 58 for details. 2. The default setting of CKSEL3..0 results in External Crystal Oscillator @ 8 MHz. See Table 6- 1 on page 40 for details. 3. The CKOUT Fuse allow the system clock to be output on PORTC7. See “Clock Output Buffer” on page 46 for details. 4. See “System Clock Prescaler” on page 47 for details. The status of the Fuse bits is not affected by Chip Erase. Note that the Fuse bits are locked if Lock bit1 (LB1) is programmed. Program the Fuse bits before programming the Lock bits. Table 29-4. Fuse High Byte (AT90USB128 : 0x99 - AT90USB64 : 0x9B) Fuse High Byte Bit No Description Default Value OCDEN (4) 7 Enable OCD 1 (unprogrammed, OCD disabled) JTAGEN 6 Enable JTAG 0 (programmed, JTAG enabled) SPIEN (1) 5 Enable Serial Program and Data Downloading 0 (programmed, SPI prog. enabled) WDTON (3) 4 Watchdog Timer always on 1 (unprogrammed) EESAVE 3 EEPROM memory is preserved through the Chip Erase 1 (unprogrammed, EEPROM not preserved) BOOTSZ1 2 Select Boot Size (see Table 29-6 for details) 0 (programmed) (2) BOOTSZ0 1 Select Boot Size (see Table 29-6 for details) 0 (programmed) (2) (AT90USB128 and ATmega32U6) 1 (unprogrammed) (2) (AT90USB64) BOOTRST 0 Select Reset Vector 1 (unprogrammed) Table 29-5. Fuse Low Byte (0x5E) Fuse Low Byte Bit No Description Default Value CKDIV8 (4) 7 Divide clock by 8 0 (programmed) CKOUT (3) 6 Clock output 1 (unprogrammed) SUT1 5 Select start-up time 0 (programmed) (1) SUT0 4 Select start-up time 1 (unprogrammed) (1) CKSEL3 3 Select Clock source 1 (unprogrammed) (2) CKSEL2 2 Select Clock source 1 (unprogrammed) (2) CKSEL1 1 Select Clock source 1 (unprogrammed) (2) CKSEL0 0 Select Clock source 0 (programmed) (2) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |