| Electronic Components Datasheet Search |
|
LTC1400CS8 Datasheet(PDF) 12 Page - Linear Technology |
|
|
|||||||||||||||||||||||||||||
LTC1400CS8 Datasheet(HTML) 12 Page - Linear Technology |
|
12 / 20 page ![]() LTC1400 12 1400fa Input signal leads to AIN and signal return leads from GND (Pin 4) should be kept as short as possible to minimize noisecoupling.Inapplicationswherethisisnotpossible,a shielded cable between source and ADC is recommended. Also,sinceanypotentialdifferenceingroundsbetweenthe signalsourceandADCappearsasanerrorvoltageinseries with the input signal, attention should be paid to reducing the ground circuit impedance as much as possible. APPLICATIO S I FOR ATIO ANALOG SUPPLY –5V GND 5V + + LTC1400 VSS VCC GND DIGITAL SUPPLY GND 5V + DIGITAL CIRCUITRY VCC GND 1400 F11 Figure11showstherecommendedsystemgroundconnec- tions. All analog circuitry grounds should be terminated at theLTC1400GNDpin.ThegroundreturnfromtheLTC1400 Pin 4 to the power supply should be low impedance for noise free operation. Digital circuitry grounds must be connected to the digital supply common. InapplicationswheretheADCdataoutputsandcontrolsig- nalsareconnectedtoacontinuouslyactivemicroprocessor bus, it is possible to get errors in the conversion results. These errors are due to feedthrough from the micropro- cessor to the successive approximation comparator. The problem can be eliminated by forcing the microprocessor into a Wait state during conversion or by using three-state buffers to isolate the ADC data bus. Power-Down Mode Upon power-up, the LTC1400 is initialized to the active state and is ready for conversion. However, the chip can be easily placed into the Nap or Sleep mode by exercising the right combination of CLK and CONV signal. In the Nap modeallpowerisoffexcepttheinternalreference,whichis still active and provides 2.42V output voltage to the other circuitry. In this mode, the ADC draws only 6mW of power instead of 75mW (for minimum power, the logic inputs must be within 500mV of the supply rails). The wake-up time from the Nap mode to the active mode is 350ns. Figure 11. Power Supply Connection CLK CONV NAP SLEEP VREF t1 t1 t11 t11 REFRDY NOTE: NAP AND SLEEP ARE INTERNAL SIGNALS. REFRDY APPEARS AS A BIT IN THE DOUT WORD. 1400 F12 Figure 12. Nap Mode and Sleep Mode Waveforms |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |