Electronic Components Datasheet Search
  English  ▼

X  

LTC3220 Datasheet(PDF) 14 Page - Linear Technology

Part # LTC3220
Description  360mA Universal 18-Channel LED Driver
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTC3220 Datasheet(HTML) 14 Page - Linear Technology

Back Button LTC3220 Datasheet HTML 10Page - Linear Technology LTC3220 Datasheet HTML 11Page - Linear Technology LTC3220 Datasheet HTML 12Page - Linear Technology LTC3220 Datasheet HTML 13Page - Linear Technology LTC3220 Datasheet HTML 14Page - Linear Technology LTC3220 Datasheet HTML 15Page - Linear Technology LTC3220 Datasheet HTML 16Page - Linear Technology LTC3220 Datasheet HTML 17Page - Linear Technology LTC3220 Datasheet HTML 18Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 20 page
background image
LTC3220/LTC3220-1
14
32201fb
Bus Speed
The I2C port is designed to be operated at speeds up to
400kHz. It has built-in timing delays to ensure correct
operation when addressed from an I2C compliant master
device. It also contains input filters designed to suppress
glitches should the bus become corrupted.
Start and Stop Conditions
A bus-master signals the beginning of a communication
to a slave device by transmitting a Start condition.
A Start condition is generated by transitioning SDA from
high to low while SCL is high. When the master has
finished communicating with the slave, it issues a Stop
condition by transitioning SDA from low to high while
SCL is high. The bus is then free for communication with
another I2C device.
Byte Format
Each byte sent to the LTC3220/LTC3220-1 must be 8 bits
long followed by an extra clock cycle for the Acknowledge
bit to be returned by the LTC3220/LTC3220-1. The data
should be sent to the LTC3220/LTC3220-1 most significant
bit (MSB) first.
OPERATION
Acknowledge
The Acknowledge signal is used for handshaking between
the master and the slave. An Acknowledge (active low)
generated by the slave (LTC3220/LTC3220-1) lets the mas-
ter know that the latest byte of information was received.
The Acknowledge related clock pulse is generated by the
master. The master releases the SDA line (high) during
the Acknowledge clock cycle. The slave-receiver must pull
down the SDA line during the Acknowledge clock pulse
so that it remains a stable low during the high period of
this clock pulse.
Slave Address
Each version of LTC3220/LTC3220-1 responds to a unique
address which has been factory programmed (Table 1).
The eighth bit of the address byte (R/W) must be 0 for the
LTC3220/LTC3220-1 to recognize the address since it is a
write only device. This effectively forces the address to be
8 bits long where the least significant bit of the address
is 0. If the correct seven bit address is given but the R/W
bit is 1, the LTC3220/LTC3220-1 will not respond.
Table 1. LTC3220/LTC3220-1 Factory Programmed Slave
Address
PART NUMBER
SLAVE ADDRESS
LTC3220
0011100
LTC3220-1
0011101



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com