 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
BQ4285LS Datasheet(PDF) 9 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
BQ4285LS Datasheet(HTML) 9 Page - Texas Instruments |
|
|
9 / 32 page  Control/Status Registers The four control/status registers of the bq4285E/L are accessible regardless of the status of the update cycle (see Table 4). Register A Register A programs: n The frequency of the square-wave and the periodic event rate. n Oscillator operation. Register A provides: n Status of the update cycle. RS0–RS3 - Frequency Select These bits select one of the 13 frequencies for the SQW out- put and the periodic interrupt rate, as shown in Table 3. OS0–OS2 - Oscillator Control These three bits control the state of the oscillator and di- vider stages. A pattern of 010 enables RTC operation by turning on the oscillator and enabling the frequency di- vider. A pattern of 011 behaves as 010 but additionally transforms register C into a read/write register. This al- lows the 32.768kHz output on the square wave pin to be turned on. A pattern of 11X turns the oscillator on, but keeps the frequency divider disabled. When 010 is writ- ten, the RTC begins its first update after 500ms. UIP - Update Cycle Status This read-only bit is set prior to the update cycle. When UIP equals 1, an RTC update cycle may be in progress. UIP is cleared at the end of each update cycle. This bit is also cleared when the update transfer inhibit (UTI) bit in register B is 1. Register B Register B enables: n Update cycle transfer operation n Square-wave output n Interrupt events n Daylight saving adjustment Register B selects: n Clock and calendar data formats All bits of register B are read/write. 9 bq4285E/L 76543210 ---- RS3 RS2 RS1 RS0 76543210 - OS2 OS1 OS0 ---- Register A Bits 76543210 UIP OS2 OS1 OS0 RS3 RS2 RS1 RS0 76543210 UIP ------- Register B Bits 7654 3 210 UTI PIE AIE UIE SQWE DF HF DSE Reg. Loc. (Hex) Read Write Bit Name and State on Reset 7 (MSB) 6 5 4 3 2 1 0 (LSB) A 0A Yes Yes 1 UIP na OS2 na OS1 na OS0 na RS3 na RS2 na RS1 na RS0 na B 0B Yes Yes UTI na PIE 0 AIE 0 UIE 0 SQWE 0 DF na HF na DSE na C 0C Yes No 2 INTF 0 PF 0 AF 0 UF 0 - 0 32KE na - 0 - 0 D 0D Yes No VRT na -0-0- 0 - 0-0-0 - 0 Notes: na = not affected. 1. Except bit 7. 2. Read/write only when OSC2–OSC0 in register A is 011 (binary). Table 4. Control/Status Registers |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
