| Electronic Components Datasheet Search |
|
LTC3539 Datasheet(PDF) 6 Page - Linear Technology |
|
|
|||||||||||||||||||||||||||||
LTC3539 Datasheet(HTML) 6 Page - Linear Technology |
|
6 / 12 page ![]() LTC3539/LTC3539-2 6 3539f BLOCK DIAGRAM PIN FUNCTIONS SW (Pin 1): Switch Pin. Connect inductor between SW and VIN. Keep PCB trace lengths as short and wide as pos- sible to reduce EMI. If the inductor current falls to zero, or SHDN is low, an internal anti-ring resistor is connected from SW to VIN to minimize EMI. PGND (Pin 2), GND (Pin 3): Signal and Power Ground. Provide a short direct PCB path between PGND, GND and the (–) side of the input and output capacitors. VIN (Pin 4): Battery Input Voltage. Connect a minimum of 2.2μF ceramic decoupling capacitor from this pin to ground. SHDN (Pin 5): Logic Controlled Shutdown Input. There is an internal 4MΩ pull-down on this pin. SHDN = High: Normal operation. SHDN = Low: Shutdown, quiescent current <1μA. FB (Pin 6): Feedback Input to the gm Error Amplifier. Con- nect resistor divider tap to this pin. The output voltage can be adjusted from 1.5V to 5.25V by: VOUT = 1.20V • [1 + (R2/R1)] MODE (Pin 7): Burst Mode Pin. A logic controlled input to select either automatic Burst Mode operation or forced fixed frequency operation. MODE = High: Burst Mode operation at light loads MODE = Low: Fixed frequency PWM Mode VOUT (Pin 8): Output Voltage Sense and Drain of the Internal Synchronous Rectifier. PCB trace length from VOUT to the output filter capacitor should be as short and wide as possible. Exposed Pad (Pin 9): The exposed pad must be soldered to the PCB ground plane. It serves as another ground connection, and as a means of conducting heat away from the die. 3539 BD SW SHDN VOUT VOUT EXPOSED PAD WAKE BURST IZERO SOFT-START ERROR AMPLIFIER/SLEEP COMPARATOR IPK COMPARATOR IZERO COMPARATOR SLOPE COMPARATOR IPK GND VIN VIN MODE FB FB R2 LOGIC AND BURST MODE CONTROL GATE DRIVERS AND ANTI-CROSS CONDUCTION THERMAL SHUTDOWN START-UP CLAMP SHUTDOWN SHUTDOWN VBEST VOUT VB VSEL UVLO UVLO TSD VREF VREF VREF WELL SWITCH R1 1MHz/2MHz OSC CLK BURST PWM ON OFF 1 4 8 6 3 PGND 2 9 7 5 |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |