Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

EPC4 Datasheet(PDF) 32 Page - Altera Corporation

Part # EPC4
Description  SRAM-Based LUT Devices
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EPC4 Datasheet(HTML) 32 Page - Altera Corporation

Back Button EPC4 Datasheet HTML 28Page - Altera Corporation EPC4 Datasheet HTML 29Page - Altera Corporation EPC4 Datasheet HTML 30Page - Altera Corporation EPC4 Datasheet HTML 31Page - Altera Corporation EPC4 Datasheet HTML 32Page - Altera Corporation EPC4 Datasheet HTML 33Page - Altera Corporation EPC4 Datasheet HTML 34Page - Altera Corporation EPC4 Datasheet HTML 35Page - Altera Corporation EPC4 Datasheet HTML 36Page - Altera Corporation  
Zoom Inzoom in Zoom Outzoom out
 32 / 36 page
background image
32
Altera Corporation
Configuration Devices for SRAM-based LUT Devices Data Sheet
Tables 20 through 24 show the device configuration parameters for
APEX II, APEX 20K, Mercury, ACEX 1K, or FLEX devices.
Table 20. ACEX 1K, FLEX 10K & FLEX 6000 Device Configuration Parameters Using EPC2 Devices at 5.0-V
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
tCE
OE
high to first clock delay
200
ns
tOEZX
OE
high to data output enabled
50
ns
tCO
DCLK
to data out delay
20
ns
tMCH
DCLK
high time for the first device in the
configuration chain
30
50
75
ns
tMCL
DCLK
low time for the first device in the
configuration chain
30
50
75
ns
fCK
Clock frequency
6.7
10
16.7
MHz
tSCH
DCLK
high time for subsequent devices
30
ns
tSCL
DCLK
low time for subsequent devices
30
ns
tCASC
CLK
rising edge to nCASC
20
ns
tCCA
nCS
to nCASC cascade delay
10
ns
fCDOE
CLK
to data enable/disable
20
ns
tOEC
OE
low to CLK disable delay
20
ns
tNRCAS
OE
low (reset) to nCASC delay
25
ns
tNRR
OE
low time (reset) minimum
100
ns
Table 21. ACEX 1K, APEX 20K, APEX II, FLEX 10K & Mercury Device Configuration Parameters Using EPC2
Devices at 3.3-V
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
tCE
OE
high to first clock delay
300
ns
tOEZX
OE
high to data output enabled
80
ns
tCO
DCLK
to data out delay
30
ns
tMCH
DCLK
high time for the first device in the
configuration chain
40
65
100
ns
tMCL
DCLK
low time for the first device in the
configuration chain
40
65
100
ns
fCK
Clock frequency
5
7.7
12.5
MHz
tSCH
DCLK
high time for subsequent devices
40
ns
tSCL
DCLK
low time for subsequent devices
40
ns
tCASC
CLK
rising edge to nCASC
25
ns
tCCA
nCS
to nCASC cascade delay
15
ns
fCDOE
CLK
to data enable/disable
30
ns
tOEC
OE
low to CLK disable delay
30
ns
tNRCAS
OE
low (reset) to nCASC delay
30
ns
tNRR
OE
low time (reset) minimum
100
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com