| Electronic Components Datasheet Search |
|
TLV2721 Datasheet(PDF) 26 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TLV2721 Datasheet(HTML) 26 Page - Texas Instruments |
|
26 / 28 page ![]() TLV2721, TLV2721Y Advanced LinCMOS ™ RAIL-TO-RAIL VERY LOW-POWER SINGLE OPERATIONAL AMPLIFIERS SLOS197 – AUGUST 1997 26 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 APPLICATION INFORMATION macromodel information Macromodel information provided was derived using Microsim Parts ™, the model generation software used with Microsim PSpice ™. The Boyle macromodel (see Note 6) and subcircuit in Figure 57 are generated using the TLV2721 typical electrical and operating characteristics at TA = 25°C. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases): D Maximum positive output voltage swing D Maximum negative output voltage swing D Slew rate D Quiescent power dissipation D Input bias current D Open-loop voltage amplification D Unity-gain frequency D Common-mode rejection ratio D Phase margin D DC output resistance D AC output resistance D Short-circuit output current limit NOTE 6: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, “Macromodeling of Integrated Circuit Operational Amplifiers”, IEEE Journal of Solid-State Circuits, SC-9, 353 (1974). OUT + – + – + – + – + – + – + – + – + – .SUBCKT TLV2721 1 2 3 4 5 C1 11 12 12.53E–12 C2 6 7 50.00E–12 DC 5 53 DX DE 54 5 DX DLP 90 91 DX DLN 92 90 DX DP 43DX EGND 99 0 POLY (2) (3,0) (4,0) 0 .5 .5 FB 7 99 POLY (5) VB VC VE VLP + VLN 0 893.6E3 –90E3 90E3 90E3 –90E3 GA 6 0 11 12 94.25E–6 GCM 0 6 10 99 9.300E–9 ISS 3 10 DC 9.000E–6 HLIM 90 0 VLIM 1K J1 11 2 10 JX J2 12 1 10 JX R2 6 9 100.0E3 RD1 60 11 10.61E3 RD2 60 12 10.61E3 R01 8 5 35 R02 7 99 35 RP 3 4 49.50E3 RSS 10 99 22.22E6 VAD 60 4 –.5 VB 9 0 DC 0 VC 3 53 DC .666 VE 54 4 DC .666 VLIM 7 8 DC 0 VLP 91 0 DC 3.4 VLN 0 92 DC 11.4 .MODEL DX D (IS=800.0E–18) .MODEL JX PJF (IS=500.0E–15 BETA=1.527E–3 + VTO=–.001) .ENDS VDD + RP IN – 2 IN + 1 VDD – VAD RD1 11 J1 J2 10 RSS ISS 3 12 RD2 60 VE 54 DE DP VC DC 4 C1 53 R2 6 9 EGND VB FB C2 GCM GA VLIM 8 5 RO1 RO2 HLIM 90 DLP 91 DLN 92 VLN VLP 99 7 Figure 56. Boyle Macromodel and Subcircuit PSpice and Parts are trademark of MicroSim Corporation. Macromodels, simulation models, or other models provided by TI, directly or indirectly, are not warranted by TI as fully representing all of the specification and operating characteristics of the semiconductor product to which the model relates. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |