CDCE62002 datasheet(7/49 Pages) TI

7 / 49 page

COMPUTING THE OUTPUT FREQUENCY

Output

Divider 0

U0P

U0N

Output

Divider 1

U1P

U1N

PFD/

Prescaler

Feedback

Divider

Input

Divider

Reference

Divider

EXT_LFP

EXT_LFN

OUT

Fin

OUT

R I O

× ×

(1)

OUT

1.750GHz

O P F

2.356GHz

(2)

COMP

R I

(3)

CDCE62002

www.ti.com.............................................................................................................................................................. SCAS882A – JUNE 2009 – REVISED JULY 2009

Figure 7 presents the block diagram of the CDCE62002 synthesizer highlighting the clock path for a single

output. It also identifies the following regions containing dividers comprising the complete clock path:

• R: Is the Reference divider values.

• O: The output divider value (see Output Block for more details)

• I: The input divider value (see Synthesizer Block for more details)

• P: The Prescaler divider value (see Synthesizer Block of more details)

• F: The cumulative divider value of all dividers falling within the feedback divider (see Synthesizer Block for

more details)

Figure 7. CDCE62002 Clock Path – Synthesizer

With respect to Figure 7, any output frequency generated by the CDCE62002 relates to the input frequency

connected to the Synthesizer Block by the following equation:

Equation 1 holds true subject to the following constraints:

And the comparison frequency FCOMP,

40.0 kHz

≤ FCOMP ≤ 40 MHz

Where:

Submit Documentation Feedback

Product Folder Link(s): CDCE62002

CDCE62002 Datasheet(PDF) 7 Page - Texas Instruments

CDCE62002 Datasheet(HTML) 7 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

Datasheet Download

Link URL