CDCE62002 datasheet(18/49 Pages) TI

Part #	CDCE62002

Description	Four Output Clock Generator/Jitter Cleaner With Integrated Dual VCOs

PDF	49 Pages

Scroll/Zoom	100%

Manufacturer	TI [Texas Instruments]

Direct Link	http://www.ti.com

Logo

18 / 49 page

INTERFACE and CONTROL BLOCK

Device

Hardware

Static RAM DeviceRegisters

Register0

Register1

Register2

EEPROM

DeviceRegisters

Register0

Register1

Register2

Interface

Control

SPI_ LE

SPI_ CLK

SPI_ MOSI

SPI_ MISO

CDCE62002

SCAS882A – JUNE 2009 – REVISED JULY 2009.............................................................................................................................................................. www.ti.com

The Interface and Control Block includes a SPI interface, four control pins, a non-volatile memory array in which

the device stores default configuration data, and an array of device registers implemented in Static RAM. This

RAM, also called the device registers, configures all hardware within the CDCE62002.

Figure 15. CDCE62002 Interface and Control Block

Submit Documentation Feedback

Product Folder Link(s): CDCE62002

CDCE62002 Datasheet(PDF) 18 Page - Texas Instruments

CDCE62002 Datasheet(HTML) 18 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

Datasheet Download

Link URL