Electronic Components Datasheet Search
  English  ▼

X  

CDCE62002 Datasheet(PDF) 30 Page - Texas Instruments

Click here to check the latest version.
Part # CDCE62002
Description  Four Output Clock Generator/Jitter Cleaner With Integrated Dual VCOs
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

CDCE62002 Datasheet(HTML) 30 Page - Texas Instruments

Back Button CDCE62002 Datasheet HTML 26Page - Texas Instruments CDCE62002 Datasheet HTML 27Page - Texas Instruments CDCE62002 Datasheet HTML 28Page - Texas Instruments CDCE62002 Datasheet HTML 29Page - Texas Instruments CDCE62002 Datasheet HTML 30Page - Texas Instruments CDCE62002 Datasheet HTML 31Page - Texas Instruments CDCE62002 Datasheet HTML 32Page - Texas Instruments CDCE62002 Datasheet HTML 33Page - Texas Instruments CDCE62002 Datasheet HTML 34Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 49 page
background image
Auxiliary Input Port
External Feedback Mode
FB
PFD/
CP
Feedback
Divider
Divby 1
Divby 1
REF_IN
CDCE62002
SCAS882A – JUNE 2009 – REVISED JULY 2009.............................................................................................................................................................. www.ti.com
The auxiliary input on the CDCE62002 is designed to connect to an AT-Cut Crystal with a total load capacitance
of 8 pF to 18pF. One side of the crystal connects to Ground while the other side connects to the Auxiliary input of
the device. The circuit accepts crystals from 2 to 42 MHz.
Since the Auxiliary input operates between 0 and 2 Volts with a crystal, it can accept single-ended signals (e.g.,
LVCMOS). Electrically, it is equivalent to an LVCMOS input buffer with 8 pF of input capacitance.
Figure 24. CDCE62002 Auxiliary Input Port
The auxiliary input on the CDCE62002 is to serve as an external feedback port if Bit (10) in Register 0 is set to
“1” and input smart Mux setting is set to Reference input. In addition, The Reference Divider and the input divider
have to be set to divide by 1. This feature is implemented to allow direct access to the PFD of the PLL. The
delay from Reference input to PFD and from Auxiliary Reference to PFD is not matched. However, in close loop
system where the device output is fed to close the loop the delay difference between the Reference and External
feedback path will cancel out.
Figure 25. CDCE62002 in External Feedback Mode
30
Submit Documentation Feedback
Copyright © 2009, Texas Instruments Incorporated
Product Folder Link(s): CDCE62002



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com