PCM1795DB datasheet(31/58 Pages) TI

31 / 58 page

PCM1795

www.ti.com ........................................................................................................................................................................................................ SLES248 – MAY 2009

REV: Output Phase Reversal

This bit is available for read and write.

Default value: 0

REV

Output Setting

REV = 0

Normal output (default)

REV = 1

Inverted output

The REV bit is used to invert the output phase for both channels.

ATS[1:0]: Attenuation Rate Select

These bits are available for read and write.

Default value: 00

ATS[1:0]

Attenuation Rate Selection

Every LRCK (default)

LRCK/2

LRCK/4

LRCK/8

The ATS[1:0] bits are used to select the rate at which the attenuator is decremented/incremented during level

transitions.

OPE: DAC Operation Control

This bit is available for read and write.

Default value: 0

OPE

DAC Operation Control

OPE = 0

DAC operation enabled (default)

OPE = 1

DAC operation disabled

The OPE bit is used to enable or disable the analog output for both channels. Disabling the analog outputs

forces them to the bipolar zero level (BPZ) even if audio data are present on the input.

DFMS: Stereo DF Bypass Mode Select

This bit is available for read and write.

Default value: 0

DFMS

Mode Selection

DFMS = 0

Monaural (default)

DFMS = 1

Stereo input enabled

The DFMS bit is used to enable stereo operation in DF bypass mode. In the DF bypass mode, when DFMS is

set to '0', the pin for the input data are DATA (pin 5) only; therefore, the PCM1795 operates as a monaural DAC.

When DFMS is set to '1', the PCM1795 can operate as a stereo DAC with inputs of the left channel and right

channel data on ZEROL (pin 1) and ZEROR (pin 2), respectively.

Submit Documentation Feedback

Product Folder Link(s): PCM1795

PCM1795DB Datasheet(PDF) 31 Page - Texas Instruments

PCM1795DB Datasheet(HTML) 31 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

Datasheet Download

Link URL