TYPICAL CHARACTERISTICS

Table of Graphs

0

1

2

3

4

5

6

7

8

9

10

2.5

3.5

4.5

5.5

G001

Input Level − dBV

−50

−40

−30

−20

−10

0

10

20

−70

−60

−50

−40

−30

−20

−10

0

10

G003

With AGC,

With Limiter

AGC, Limiter,

and Noise Gate

No AGC,

With Limiter

No AGC,

No Limiter

TPA2017D2

All THD + N graphs are taken with outputs out of phase (unless otherwise noted).

All data is taken on left channel.

FIGURE

Quiescent supply current

vs Supply voltage

Figure 1

Output Level

vs Input Level

Figure 2

Output power

vs Supply voltage

Figure 3

Total harmonic distortion + noise at 2.5 V

vs Frequency

Figure 4

Total harmonic distortion + noise at 3.6 V

vs Frequency

Figure 5

Total harmonic distortion + noise at 5 V

vs Frequency

Figure 6

Total harmonic distortion + noise

vs Output power at 8

Ω

Figure 7

Total harmonic distortion + noise

vs Output power at 4

Ω

Figure 8

Efficiency

vs Output power (per channel) at 8

Ω

Figure 9

Efficiency

vs Output power (per channel) at 4

Ω

Figure 10

Total power dissipation

vs Total output power at 8

Ω

Figure 11

Total power dissipation

vs Total output power at 4

Ω

Figure 12

Total supply current

vs Total output power at 8

Ω

Figure 13

Total supply current

vs Total output power at 4

Ω

Figure 14

Supply ripple rejection ratio

vs Frequency

Figure 15

Crosstalk

vs Frequency

Figure 16

Shutdown time

Figure 17

Startup time

Figure 18

QUIESCENT SUPPLY CURRENT

OUTPUT LEVEL

vs

vs

SUPPLY VOLTAGE

INPUT LEVEL

Figure 1.

Figure 2.

6

Submit Documentation Feedback

Copyright © 2009, Texas Instruments Incorporated

Product Folder Link(s): TPA2017D2