Electronic Components Datasheet Search
  English  ▼

X  

CS8422 Datasheet(PDF) 59 Page - Cirrus Logic

Part # CS8422
Description  24-bit, 192-kHz, Asynchronous Sample Rate Converter with Integrated Digital Audio Interface Receiver
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS8422 Datasheet(HTML) 59 Page - Cirrus Logic

Back Button CS8422 Datasheet HTML 55Page - Cirrus Logic CS8422 Datasheet HTML 56Page - Cirrus Logic CS8422 Datasheet HTML 57Page - Cirrus Logic CS8422 Datasheet HTML 58Page - Cirrus Logic CS8422 Datasheet HTML 59Page - Cirrus Logic CS8422 Datasheet HTML 60Page - Cirrus Logic CS8422 Datasheet HTML 61Page - Cirrus Logic CS8422 Datasheet HTML 62Page - Cirrus Logic CS8422 Datasheet HTML 63Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 82 page
background image
DS692PP2
59
CS8422
CCRC - Channel Status Block Cyclic Redundancy Check bit. Updated on CS block boundaries, valid only
in Pro mode.
0 - No error.
1 - Error.
UNLOCK - Receiver lock status when sourced by incoming AES3-compatible data. Updated on CS block
boundaries.
0 - Receiver locked.
1 - Receiver out of lock.
V - Received AES3 Validity bit status. Updated on sub-frame boundaries.
0 - Data is valid and is normally linear coded PCM audio.
1 - Data is invalid, or may be valid compressed audio.
CONF - Confidence bit. Updated on sub-frame boundaries.
0 - No error.
1 - Confidence error. The input data stream may be near error condition due to jitter degradation.
BIP - Bi-phase error bit. Updated on sub-frame boundaries.
0 - No error.
1 - Bi-phase error. This indicates an error in the received bi-phase coding.
PAR - Parity bit. Updated on sub-frame boundaries.
0 - No error.
1 - Parity error.
11.20 Interrupt Status (14h)
For all bits in this register, a “1” means the associated interrupt condition has occurred at least once since
the register was last read. A “0” means the associated interrupt condition has NOT occurred since the last
reading of the register. Reading the register resets all bits to 0, unless the interrupt mode is set to level and
the interrupt source is still true. Status bits that are masked off in the associated mask register will always
be “0” in this register.
PCCH – PC burst preamble change.
Indicates that the PC byte has changed from its previous value. If the IEC61937 bit in the Format Detect
Status register goes high, it will cause a PCCH interrupt even if the PC byte hasn’t changed since the last
time the IEC61937 bit went high.
OSLIP - Serial audio output port data slip interrupt
When the serial audio output port is in slave mode, and OLRCK is asynchronous to the port data source,
this bit will go high every time a data sample is dropped or repeated. See “Serial Port Clock Operation”
on page 25 for more information.
7
6
54321
0
PCCH
OSLIP
DETC
CCH
RERR
QCH
FCH
SRC_UNLOCK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com