Electronic Components Datasheet Search
  English  ▼

X  

AD7191 Datasheet(PDF) 9 Page - Analog Devices

Part # AD7191
Description  Pin-Programmable, Ultralow Noise, 24-Bit, Sigma-Delta ADC for Bridge Sensors
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7191 Datasheet(HTML) 9 Page - Analog Devices

Back Button AD7191 Datasheet HTML 5Page - Analog Devices AD7191 Datasheet HTML 6Page - Analog Devices AD7191 Datasheet HTML 7Page - Analog Devices AD7191 Datasheet HTML 8Page - Analog Devices AD7191 Datasheet HTML 9Page - Analog Devices AD7191 Datasheet HTML 10Page - Analog Devices AD7191 Datasheet HTML 11Page - Analog Devices AD7191 Datasheet HTML 12Page - Analog Devices AD7191 Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 20 page
background image
AD7191
Rev. A | Page 9 of 20
Pin No.
Mnemonic
Description
20
AVDD
Analog Supply Voltage, 3 V to 5.25 V. AVDD is independent of DVDD. Therefore, DVDD can be operated at 3 V
with AVDD at 5 V or vice versa.
21
DVDD
Digital Supply Voltage, 2.7 V to 5.25 V. DVDD is independent of AVDD. Therefore, AVDD can be operated at 3 V
with DVDD at 5 V or vice versa.
22
ODR1
Output Data Rate, Digital Input Pin. This pin is used with ODR2 to select the output data rate. See Table 5.
23
DOUT/RDY
Serial Data Output/Data Ready Output. DOUT/RDYserves a dual purpose. It functions as a serial data
output pin to access the data conversions from the ADC. In addition, DOUT/RDYoperates as a data ready
pin, going low to indicate the completion of a conversion. If the data is not read after the conversion, the
pin goes high before the next update occurs. The serial interface is reset each time that a conversion is
available. The DOUT/RDY falling edge can be used as an interrupt to a processor, indicating that valid data
is available. With an external serial clock, the data can be read using the DOUT/RDY pin. Data is placed on
the DOUT/RDY pin on the SCLK falling edge and is valid on the SCLK rising edge.
24
ODR2
Output Data Rate, Digital Input Pin. This pin is used with ODR1 to select the output data rate. See Table 5.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com