PCF2119RUSLASH2SLASHF2 datasheet(50/79 Pages) NXP

50 / 79 page

PCF2119X_5

Product data sheet

Rev. 05 — 13 August 2009

50 of 79

NXP Semiconductors

PCF2119x

LCD controllers/drivers

[1]

Tested on sample base.

[2]

All timing values are valid within the operating supply voltage and ambient temperature range and are referenced to VIL and VIH with an

input voltage swing of VSS to VDD.

[3]

Cb = total capacitance of one bus line in pF.

tSU;STO

set-up time for STOP condition

0.6

µs

tSP

pulse width of spikes that must

be suppressed by the input

ﬁlter

tBUF

bus free time between a STOP

and START condition

1.3

µs

Table 36.

Dynamic characteristics …continued

VDD1 = 1.5 V to 5.5 V; VDD2 =VDD3 = 2.2 V to 4.0 V; VSS =0V; VLCD = 2.2 V to 6.5 V; Tamb = −40 °C to +85 °C; unless

otherwise speciﬁed.

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

Fig 34. Parallel bus write operation sequence; writing data from microcontroller to

PCF2119x

Fig 35. Parallel bus read operation sequence; writing data from PCF2119x to

microcontroller

DB0 to DB7

VIH

VIL

VIH

VIL

VIH

VIL

VIH

VIL

VIH

VIL

VIH

VIL

tcy(en)

tsu(A)

tw(en)

th(A)

th(D)

tsu(D)

valid data

mbk474

R/W

DB0 to DB7

VIH

VIL

VIH

VIL

VOH

VOL

VOH

VOL

VIH

VIL

VIH

VIL

tcy(en)

tsu(A)

tw(en)

th(A)

th(D)

td(DV)

mbk475

R/W

PCF2119RU/2/F2 Datasheet(PDF) 50 Page - NXP Semiconductors

PCF2119RU/2/F2 Datasheet(HTML) 50 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79

Datasheet Download

Link URL