ATmega16U4 datasheet(209/408 Pages) ATMEL

209 / 408 page

209

7766D–AVR–01/09

ATmega16U4/ATmega32U4

Receiver will generate a parity value for the incoming data and compare it to the UPMn setting.

If a mismatch is detected, the UPEn Flag in UCSRnA will be set.

• Bit 3 – USBSn: Stop Bit Select

This bit selects the number of stop bits to be inserted by the Transmitter. The Receiver ignores

this setting.

• Bit 2:1 – UCSZn1:0: Character Size

The UCSZn1:0 bits combined with the UCSZn2 bit in UCSRnB sets the number of data bits

(Character SiZe) in a frame the Receiver and Transmitter use.

• Bit 0 – UCPOLn: Clock Polarity

This bit is used for synchronous mode only. Write this bit to zero when asynchronous mode is

used. The UCPOLn bit sets the relationship between data output change and data input sample,

and the synchronous clock (XCKn).

Table 18-5.

UPMn Bits Settings

UPMn1

UPMn0

Parity Mode

Disabled

Reserved

Enabled, Even Parity

Enabled, Odd Parity

Table 18-6.

USBS Bit Settings

USBSn

Stop Bit(s)

01-bit

12-bit

Table 18-7.

UCSZn Bits Settings

UCSZn2

UCSZn1

UCSZn0

Character Size

000

5-bit

001

6-bit

010

7-bit

011

8-bit

100

Reserved

101

Reserved

110

Reserved

111

9-bit

Table 18-8.

UCPOLn Bit Settings

UCPOLn

Transmitted Data Changed (Output

of TxDn Pin)

Received Data Sampled (Input on

RxDn Pin)

Rising XCKn Edge

Falling XCKn Edge

Rising XCKn Edge

ATmega16U4 Datasheet(PDF) 209 Page - ATMEL Corporation

ATmega16U4 Datasheet(HTML) 209 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL