Electronic Components Datasheet Search
  English  ▼

X  

ATmega3290P Datasheet(PDF) 308 Page - ATMEL Corporation

Part # ATmega3290P
Description  8-bit Microcontroller with 32K Bytes In-System Programmable Flash
PDF  385 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

ATmega3290P Datasheet(HTML) 308 Page - ATMEL Corporation

Back Button ATmega3290P Datasheet HTML 304Page - ATMEL Corporation ATmega3290P Datasheet HTML 305Page - ATMEL Corporation ATmega3290P Datasheet HTML 306Page - ATMEL Corporation ATmega3290P Datasheet HTML 307Page - ATMEL Corporation ATmega3290P Datasheet HTML 308Page - ATMEL Corporation ATmega3290P Datasheet HTML 309Page - ATMEL Corporation ATmega3290P Datasheet HTML 310Page - ATMEL Corporation ATmega3290P Datasheet HTML 311Page - ATMEL Corporation ATmega3290P Datasheet HTML 312Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 308 / 385 page
background image
308
8021E–AVR–07/09
ATmega329P/3290P
26.6.16
Serial Programming Pin Mapping
Figure 26-10. Serial Programming and Verify
(1)
Notes:
1. If the device is clocked by the internal Oscillator, it is no need to connect a clock source to the
XTAL1 pin.
2. V
CC - 0.3V < AVCC < VCC + 0.3V, however, AVCC should always be within 1.8 - 5.5V
When programming the EEPROM, an auto-erase cycle is built into the self-timed programming
operation (in the Serial mode ONLY) and there is no need to first execute the Chip Erase
instruction. The Chip Erase operation turns the content of every memory location in both the
Program and EEPROM arrays into 0xFF.
Depending on CKSEL Fuses, a valid clock must be present. The minimum low and high periods
for the serial clock (SCK) input are defined as follows:
Low: > 2 CPU clock cycles for f
ck < 12 MHz, 3 CPU clock cycles for fck >= 12 MHz
High: > 2 CPU clock cycles for f
ck < 12 MHz, 3 CPU clock cycles for fck >= 12 MHz
26.6.17
Serial Programming Algorithm
When writing serial data to the ATmega329P/3290P, data is clocked on the rising edge of SCK.
When reading data from the ATmega329P/3290P, data is clocked on the falling edge of SCK.
See Figure 26-11 for timing details.
To program and verify the ATmega329P/3290P in the serial programming mode, the following
sequence is recommended (See four byte instruction formats in Table 26-16
):
1.
Power-up sequence:
Apply power between V
CC and GND while RESET and SCK are set to “0”. In some sys-
Table 26-14. Pin Mapping Serial Programming
Symbol
Pins
I/O
Description
MOSI
PB2
I
Serial Data in
MISO
PB3
O
Serial Data out
SCK
PB1
I
Serial Clock
VCC
GND
XTAL1
SCK
MISO
MOSI
RESET
+1.8 - 5.5V
AVCC
+1.8 - 5.5V
(2)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com