Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

ST7773 Datasheet(PDF) 22 Page - Sitronix Technology Co., Ltd.

Part # ST7773
Description  262K Color Single-Chip TFT Controller/Driver
PDF  128 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SITRONIX [Sitronix Technology Co., Ltd.]
Direct Link  http://www.sitronix.com.tw
Logo SITRONIX - Sitronix Technology Co., Ltd.

ST7773 Datasheet(HTML) 22 Page - Sitronix Technology Co., Ltd.

Back Button ST7773 Datasheet HTML 18Page - Sitronix Technology Co., Ltd. ST7773 Datasheet HTML 19Page - Sitronix Technology Co., Ltd. ST7773 Datasheet HTML 20Page - Sitronix Technology Co., Ltd. ST7773 Datasheet HTML 21Page - Sitronix Technology Co., Ltd. ST7773 Datasheet HTML 22Page - Sitronix Technology Co., Ltd. ST7773 Datasheet HTML 23Page - Sitronix Technology Co., Ltd. ST7773 Datasheet HTML 24Page - Sitronix Technology Co., Ltd. ST7773 Datasheet HTML 25Page - Sitronix Technology Co., Ltd. ST7773 Datasheet HTML 26Page - Sitronix Technology Co., Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 128 page
background image
ST7773
Ver. 2.0
2008-07-07
22
8.3 Serial interface characteristics (3-line serial)
CSX
VIH
VIL
TCHW
TCSH
TOH
TCSS
SCL
SDA
SDA
(DOUT)
TSCC
TSCYCW/TSCYCR
TACC
VIH
VIL
VIH
VIL
VIH
VIL
VIH
VIL
TSDS
TSDH
TSHW/TSHR
TSLW/TSLR
Fig. 8.3.1 3-line serial interface timing
Signal
Symbol
Parameter
Min
Max
Unit
Description
TCSS
Chip select setup time
60
ns
TCSH
Chip select hold time
60
ns
TSCC
Chip select setup time
10
ns
CSX
TCHW
Chip select hold time
10
ns
TSCYCW
Serial clock cycle (Write)
65
ns
TSHW
SCL “H” pulse width (Write)
20
ns
TSLW
SCL “L” pulse width (Write)
40
ns
TSCYCR
Serial clock cycle (Read)
150
ns
TSHR
SCL “H” pulse width (Read)
60
ns
SCL
TSLR
SCL “L” pulse width (Read)
80
ns
TSDS
Data setup time
10
ns
TSDH
Data hold time
15
ns
TACC
Access time
80
ns
SDA
(DIN)
(DOUT)
TOH
Output disable time
45
80
ns
For maximum CL=30pF
Table 8.3: 3-line Serial Interface Characteristics
Note 1: VDDI=1.6 to 3.3V, VDD=2.7 to 3.3V, AGND=DGND=0V, Ta=25℃
Note 2: The rising time and falling time (Tr, Tf) of input signal are specified at 15 ns or less. Logic high and low levels are
specified as 30% and 70% of VDDI for Input signals.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com