Electronic Components Datasheet Search
  English  ▼

X  

TPS2456RHHT Datasheet(PDF) 2 Page - Texas Instruments

Click here to check the latest version.
Part # TPS2456RHHT
Description  Dual 12 V Protection / Blocking Controller
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TPS2456RHHT Datasheet(HTML) 2 Page - Texas Instruments

  TPS2456RHHT Datasheet HTML 1Page - Texas Instruments TPS2456RHHT Datasheet HTML 2Page - Texas Instruments TPS2456RHHT Datasheet HTML 3Page - Texas Instruments TPS2456RHHT Datasheet HTML 4Page - Texas Instruments TPS2456RHHT Datasheet HTML 5Page - Texas Instruments TPS2456RHHT Datasheet HTML 6Page - Texas Instruments TPS2456RHHT Datasheet HTML 7Page - Texas Instruments TPS2456RHHT Datasheet HTML 8Page - Texas Instruments TPS2456RHHT Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 31 page
background image
TPS2456
SLVSA78A – MARCH 2010 – REVISED MARCH 2010
www.ti.com
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
PRODUCT INFORMATION(1)
DEVICE
TEMPERATURE
PACKAGE
MARKING
TPS2456RHH
–40°C to 85°C
QFN36 (6mm × 6mm)
TPS2456
(1)
For package and ordering information see the Package Option Addendum at the end of this document or see the TI Web site at
www.ti.com.
THERMAL INFORMATION
TPS2456
THERMAL METRIC(1)
RHH
UNITS
36 PINS
qJA
Junction-to-ambient thermal resistance(2)
32
qJC(top)
Junction-to-case(top) thermal resistance (3)
23
qJB
Junction-to-board thermal resistance (4)
11
°C/W
yJT
Junction-to-top characterization parameter (5)
0.5
yJB
Junction-to-board characterization parameter (6)
10
qJC(bottom)
Junction-to-case(bottom) thermal resistance (7)
2.1
(1)
For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.
(2)
The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, High-K board, as
specified in JESD51-7, in an environment described in JESD51-2a.
(3)
The junction-to-case(top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard
test exists, but a close description can be found in the ANSI SEMI standard G30-88.
(4)
The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB
temperature, as described in JESD51-8.
(5)
The junction-to-top characterization parameter, yJT, estimates the junction temperature of a device in a real system and is extracted
from the simulation data for obtaining qJA, using a procedure described in JESD51-2a (sections 6 and 7).
(6)
The junction-to-board characterization parameter, yJB estimates the junction temperature of a device in a real system and is extracted
from the simulation data for obtaining qJA , using a procedure described in JESD51-2a (sections 6 and 7).
(7)
The junction-to-case(bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific
JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
ABSOLUTE MAXIMUM RATINGS
(1)
Over recommended junction temperature range and all voltages referenced to GND, unless otherwise noted.
PINS OR PIN GROUPS
VALUE
UNITS
GAT1x, GAT2x
–0.3 to 30
V
INx, OUTx, SENPx, SENMx, SETx, ENx, FLTx, PGx, ORENx
–0.3 to 17
V
CTx, MONx
–0.3 to 5
V
FLTx, PGx current sinking
5
mA
MONx current sourcing
5
mA
VINT current
–1 to 1
mA
Human Body Model
2
kV
ESD
Charged Device Model
0.5
kV
Junction Temperature
Internally Limited
°C
(1)
Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only. Functional operation of the device under any conditions beyond those indicated under recommended operating conditions is not
implied. Exposure to absolute maximum rated conditions for extended periods of time may affect device reliability.
2
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s): TPS2456



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com