74HC73DB datasheet(7/16 Pages) NXP

7 / 16 page

74HC73_4

Product data sheet

Rev. 04 — 19 March 2008

7 of 16

NXP Semiconductors

74HC73

Dual JK ﬂip-ﬂop with reset; negative-edge trigger

[1]

tpd is the same as tPHL, tPLH.

[2]

tt is the same as tTHL, tTLH.

[3]

CPD is used to determine the dynamic power dissipation (PD in µW).

PD =CPD × VCC2 × fi × N+ ∑(CL × VCC2 × fo) where:

fi = input frequency in MHz;

fo = output frequency in MHz;

CL = output load capacitance in pF;

VCC = supply voltage in V;

N = number of inputs switching;

∑(C

L × VCC

× f

o) = sum of outputs.

hold time

nJ, nK to nCP; see Figure 6

VCC = 2.0 V

−8-

VCC = 4.5 V

−3-

VCC = 6.0 V

−2-

fmax

maximum

frequency

nCP input; see Figure 6

VCC = 2.0 V

6.0

4.8

4.0

MHz

VCC = 4.5 V

MHz

VCC = 6.0 V

MHz

VCC = 5.0 V; CL = 15 pF

MHz

CPD

power

dissipation

capacitance

per ﬂip-ﬂop;

VI = GND to VCC

[3]

-30-

Table 7.

Dynamic characteristics …continued

GND (ground = 0 V); CL = 50 pF unless otherwise speciﬁed; for test circuit, see Figure 8

Symbol

Parameter

Conditions

°C

−40 °C to +85 °C −40 °C to +125 °C Unit

Min Typ Max

Min

Max

Min

Max

74HC73DB Datasheet(PDF) 7 Page - NXP Semiconductors

74HC73DB Datasheet(HTML) 7 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

Datasheet Download

Link URL