LPC2212 datasheet(14/45 Pages) NXP

14 / 45 page

LPC2212_2214_4

Product data sheet

Rev. 04 — 3 January 2008

14 of 45

NXP Semiconductors

LPC2212/2214

16/32-bit ARM microcontrollers

6.5 Interrupt controller

The Vectored Interrupt Controller (VIC) accepts all of the interrupt request inputs and

categorizes them as Fast Interrupt reQuest (FIQ), vectored Interrupt Request (IRQ), and

non-vectored IRQ as deﬁned by programmable settings. The programmable assignment

scheme means that priorities of interrupts from the various peripherals can be dynamically

assigned and adjusted.

The FIQ has the highest priority. If more than one request is assigned to FIQ, the VIC

combines the requests to produce the FIQ signal to the ARM processor. The fastest

possible FIQ latency is achieved when only one request is classiﬁed as FIQ, because then

the FIQ service routine can simply start dealing with that device. But if more than one

request is assigned to the FIQ class, the FIQ service routine can read a word from the VIC

that identiﬁes which FIQ source(s) is (are) requesting an interrupt.

Fig 3.

LPC2212/2214 memory map

AHB PERIPHERALS

APB PERIPHERALS

RESERVED ADDRESS SPACE

BOOT BLOCK (RE-MAPPED FROM

ON-CHIP FLASH MEMORY)

RESERVED ADDRESS SPACE

16 kB ON-CHIP STATIC RAM

RESERVED ADDRESS SPACE

256 kB ON-CHIP FLASH MEMORY (LPC2214)

0xFFFF FFFF

0xF000 0000

0xEFFF FFFF

0xE000 0000

0xC000 0000

0xDFFF FFFF

0x8000 0000

0x7FFF FFFF

0x7FFF E000

0x7FFF DFFF

0x4000 4000

0x4000 3FFF

0x4000 0000

0x3FFF FFFF

0x0004 0000

0x0003 FFFF

0x0002 0000

4.0 GB

3.75 GB

3.5 GB

3.0 GB

2.0 GB

1.0 GB

128 kB ON-CHIP FLASH MEMORY (LPC2212)

0x0001 FFFF

0x0000 0000

0.0 GB

002aad183

LPC2212 Datasheet(PDF) 14 Page - NXP Semiconductors

LPC2212 Datasheet(HTML) 14 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

Datasheet Download

Link URL