Electronic Components Datasheet Search
  English  ▼

X  

MC9S08JS16CFK Datasheet(PDF) 22 Page - Freescale Semiconductor, Inc

Part # MC9S08JS16CFK
Description  Technical Data
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MC9S08JS16CFK Datasheet(HTML) 22 Page - Freescale Semiconductor, Inc

Back Button MC9S08JS16CFK Datasheet HTML 18Page - Freescale Semiconductor, Inc MC9S08JS16CFK Datasheet HTML 19Page - Freescale Semiconductor, Inc MC9S08JS16CFK Datasheet HTML 20Page - Freescale Semiconductor, Inc MC9S08JS16CFK Datasheet HTML 21Page - Freescale Semiconductor, Inc MC9S08JS16CFK Datasheet HTML 22Page - Freescale Semiconductor, Inc MC9S08JS16CFK Datasheet HTML 23Page - Freescale Semiconductor, Inc MC9S08JS16CFK Datasheet HTML 24Page - Freescale Semiconductor, Inc MC9S08JS16CFK Datasheet HTML 25Page - Freescale Semiconductor, Inc MC9S08JS16CFK Datasheet HTML 26Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 32 page
background image
MC9S08JS16 Series MCU Data Sheet, Rev. 4
Electrical Characteristics
Freescale Semiconductor
22
Table 11. SPI Electrical Characteristic
Num1
1 Refer to Figure 18 through Figure 21.
C
Characteristic2
2 All timing is shown with respect to 20% V
DD and 80% VDD, unless noted; 50 pF load on all SPI pins. All timing assumes slew
rate control disabled and high drive strength enabled for SPI output pins.
Symbol
Min
Typical
Max
Unit
1D
Operating frequency3
Master
Slave
3 The maximum frequency is 8 MHz when input filter on SPI pins is disabled.
fop
fop
fBus/2048DC
—
—
fBus/2
fBus/4
Hz
2D
Cycle time
Master
Slave
tSCK
tSCK
2
4
—
—
2048
—
tcyc
3D
Enable lead time
Master
Slave
tLead
tLead
—
—
1/2
1/2
—
—
tSCK
4D
Enable lag time
Master
Slave
tLag
tLag
—
—
1/2
1/2
—
—
tSCK
5D
Clock (SPSCK) high time
Master
Slave
tSCKH
—
1/2 tSCK – 25
1/2 tSCK
1/2 tSCK
—
—
ns
6D
Clock (SPSCK) low time
Master
Slave
tSCKL
—
1/2 tSCK – 25
1/2 tSCK
1/2 tSCK
—
—
ns
7D
Data setup time (inputs)
Master
Slave
tSI(M)
tSI(S)
30
30
—
—
—
—
ns
8D
Data hold time (inputs)
Master
Slave
tHI(M)
tHI(S)
30
30
—
—
—
—
ns
9
D
Access time, slave4
4 Time to data active from high-impedance state.
tA
——
40
ns
10
D
Disable time, slave5
5 Hold time to high-impedance state.
tdis
——
40
ns
11
D
Data setup time (outputs)
Master
Slave
tSO
tSO
—
—
—
—
25
25
ns
12
D
Data hold time (outputs)
Master
Slave
tHO
tHO
–10
–10
—
—
—
—
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com