Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

TDA9983B Datasheet(PDF) 13 Page - NXP Semiconductors

Part # TDA9983B
Description  HDMI transmitter up to 150 MHz pixel rate with 3 쨈 8-bit video inputs and 4 쨈 I2S-bus with S/PDIF
PDF  119 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

TDA9983B Datasheet(HTML) 13 Page - NXP Semiconductors

Back Button TDA9983B Datasheet HTML 9Page - NXP Semiconductors TDA9983B Datasheet HTML 10Page - NXP Semiconductors TDA9983B Datasheet HTML 11Page - NXP Semiconductors TDA9983B Datasheet HTML 12Page - NXP Semiconductors TDA9983B Datasheet HTML 13Page - NXP Semiconductors TDA9983B Datasheet HTML 14Page - NXP Semiconductors TDA9983B Datasheet HTML 15Page - NXP Semiconductors TDA9983B Datasheet HTML 16Page - NXP Semiconductors TDA9983B Datasheet HTML 17Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 119 page
background image
TDA9983B_1
© NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 01 — 20 May 2008
13 of 119
NXP Semiconductors
TDA9983B
150 MHz pixel rate HDMI transmitter
Table 9.
YCBCR 4:2:2 ITU656-like external synchronization double edge mappings
YCBCR 4:2:2 ITU656-like external synchronization double edge.
Register VIP_CNTRL_0 = 23h; VIP_CNTRL_1 = 50h; VIP_CNTRL_2 = 00h.
Video port A
Video port B
Control
Pin
YCBCR 4 : 2 : 2 (ITU656-like)
Pin
YCBCR 4 : 2 : 2 (ITU656-like)
Pin
YCBCR 4:2:2
VPA[0] CB[0]
Y0[0]
CR[0]
Y1[0]
VPB[0]
CB[4]
Y0[4]
CR[4]
Y1[4]
HSYNC/HREF
used
VPA[1] CB[1]
Y0[1]
CR[1]
Y1[1]
VPB[1]
CB[5]
Y0[5]
CR[5]
Y1[5]
VSYNC/VREF
used
VPA[2] CB[2]
Y0[2]
CR[2]
Y1[2]
VPB[2]
CB[6]
Y0[6]
CR[6]
Y1[6]
DE/FREF
used
VPA[3] CB[3]
Y0[3]
CR[3]
Y1[3]
VPB[3]
CB[7]
Y0[7]
CR[7]
Y1[7]
VPA[4] -
-
-
-
VPB[4]
CB[8]
Y0[8]
CR[8]
Y1[8]
VPA[5] -
-
-
-
VPB[5]
CB[9]
Y0[9]
CR[9]
Y1[9]
VPA[6] -
-
-
-
VPB[6]
CB[10]
Y0[10] CR[10] Y1[10]
VPA[7] -
-
-
-
VPB[7]
CB[11]
Y0[11] CR[11] Y1[11]
Fig 6.
Pixel encoding YCBCR 4 : 2 : 2 ITU656-like external synchronization double edge (rising and falling) input
001aag382
CRxxx
Yxxx
...
Y1
CR0
Y0
CB0
HSYNC/HREF
VSYNC/VREF
DE/FREF
VPB[7:0]; VPA[3:0]
VCLK
CONTROL
INPUTS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com