 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TCA6408 Datasheet(PDF) 14 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TCA6408 Datasheet(HTML) 14 Page - Texas Instruments |
|
|
14 / 31 page  www.ti.com I2C Interface Timing Requirements Reset Timing Requirements Switching Characteristics TCA6408 LOW-VOLTAGE 8-BIT I2C AND SMBus I/O EXPANDER WITH INTERRUPT OUTPUT, RESET, AND CONFIGURATION REGISTERS SCPS151C – FEBRUARY 2007 – REVISED JUNE 2007 over recommended operating free-air temperature range (unless otherwise noted) (see Figure 10) STANDARD MODE FAST MODE I2C BUS I2C BUS UNIT MIN MAX MIN MAX fscl I2C clock frequency 0 100 0 400 kHz tsch I2C clock high time 4 0.6 µs tscl I2C clock low time 4.7 1.3 µs tsp I2C spike time 0 50 0 50 ns tsds I2C serial data setup time 250 100 ns tsdh I2C serial data hold time 0 0 ns ticr I2C input rise time 1000 20 + 0.1Cb(1) 300 ns ticf I2C input fall time 300 20 + 0.1Cb(1) 300 ns tocf I2C output fall time; 10 pF to 400 pF bus 300 20 + 0.1Cb(1) 300 µs tbuf I2C bus free time between Stop and Start 4.7 1.3 µs tsts I2C Start or repeater Start condition setup time 4.7 0.6 µs tsth I2C Start or repeater Start condition hold time 4 0.6 µs tsps I2C Stop condition setup time 4 0.6 µs tvd(data) Valid data time; SCL low to SDA output valid 1 1 µs Valid data time of ACK condition; ACK signal from SCL low to tvd(ack) 1 1 µs SDA (out) low (1) Cb = total capacitance of one bus line in pF over recommended operating free-air temperature range (unless otherwise noted) (see Figure 13) STANDARD MODE FAST MODE I2C BUS I2C BUS UNIT MIN MAX MIN MAX tW Reset pulse duration 4 4 ns tREC Reset recovery time 0 0 ns tRESET Time to reset(1) 600 600 ns (1) Minimum time for SDA to become high or minimum time to wait before doing a START over recommended operating free-air temperature range, C L≤ 100 pF (unless otherwise noted) (see Figure 10) STANDARD FAST MODE MODE I2C BUS PARAMETER FROM TO UNIT I2C BUS MIN MAX MIN MAX tiv Interrupt valid time P Port INT 4 4 µs tir Interrupt reset delay time SCL INT 4 4 µs tpv Output data valid SCL P7–P0 400 400 ns tps Input data setup time P Port SCL 0 0 ns tph Input data hold time P Port SCL 300 300 ns 14 Submit Documentation Feedback |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
