| Electronic Components Datasheet Search |
|
M34E02-FDW6TP Datasheet(PDF) 12 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
M34E02-FDW6TP Datasheet(HTML) 12 Page - STMicroelectronics |
|
12 / 34 page ![]() Device operation M34E02, M34E02-F 12/34 Doc ID 10367 Rev 10 3.5 Memory addressing To start communication between the bus master and the slave device, the bus master must initiate a Start condition. Following this, the bus master sends the device select code, shown in Table 2 (on Serial Data (SDA), most significant bit first). The device select code consists of a 4-bit device type identifier, and a 3-bit Chip Enable “Address” (E2, E1, E0). To address the memory array, the 4-bit device type identifier is 1010b; to access the write-protection settings, it is 0110b. Up to eight memory devices can be connected on a single I2C bus. Each one is given a unique 3-bit code on the Chip Enable (E0, E1, E2) inputs. When the device select code is received, the device only responds if the Chip Enable address is the same as the value on the Chip Enable (E0, E1, E2) inputs. The 8th bit is the Read/Write bit (RW). This bit is set to 1 for Read and 0 for Write operations. If a match occurs on the device select code, the corresponding device gives an acknowledgment on Serial Data (SDA) during the 9th bit time. If the device does not match the device select code, it deselects itself from the bus, and goes into Standby mode. Figure 6. Result of setting the write protection Table 3. Operating modes Mode RW bit WC(1) 1. X = VIH or VIL. Bytes Initial Sequence Current Address Read 1 X 1 Start, Device Select, RW = 1 Random Address Read 0X 1 Start, Device Select, RW = 0, Address 1 X reStart, Device Select, RW = 1 Sequential Read 1 X ≥ 1 Similar to Current or Random Address Read Byte Write 0 V IL 1 Start, Device Select, RW = 0 Page Write 0 V IL ≤ 16 Start, Device Select, RW = 0 Default EEPROM memory area state before write access to the Protect Register AI01936C Standard Array FFh Standard Array 80h 7Fh 00h Standard Array FFh Write Protected Array 80h 7Fh 00h State of the EEPROM memory area after write access to the Protect Register Memory Area |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |