Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

ADS62P49 Datasheet(PDF) 49 Page - Texas Instruments

Click here to check the latest version.
Part # ADS62P49
Description  Dual Channel 14-/12-Bit, 250-/210-MSPS ADC With DDR LVDS and Parallel CMOS Outputs
PDF  77 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

ADS62P49 Datasheet(HTML) 49 Page - Texas Instruments

Back Button ADS62P49 Datasheet HTML 45Page - Texas Instruments ADS62P49 Datasheet HTML 46Page - Texas Instruments ADS62P49 Datasheet HTML 47Page - Texas Instruments ADS62P49 Datasheet HTML 48Page - Texas Instruments ADS62P49 Datasheet HTML 49Page - Texas Instruments ADS62P49 Datasheet HTML 50Page - Texas Instruments ADS62P49 Datasheet HTML 51Page - Texas Instruments ADS62P49 Datasheet HTML 52Page - Texas Instruments ADS62P49 Datasheet HTML 53Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 77 page
background image
TYPICAL CHARACTERISTICS – ADS62P49/48/29/28
20
50
150
200
f
-InputFrequency-MHz
IN
SFDR-dBc
250
350
500
80
100
200
120
140
160
180
220
240
250
80
M0049-17
88
88
84
84
84
80
80
80
80
80
92
76
76
76
76
76
76
76
72
72
72 76
76
76
76
100
300
95
450
400
70
90
75
85
f
-InputFrequency-MHz
IN
SFDR-dBc
80
100
200
120
140
160
180
220
240
250
75
M0049-18
88
88
88
88
88
85
85
85
85
91
82
82
82
82
79
79
79
79
79
79
79
75
75
75
71
71
71
67
67
63
63
67
90
60
85
65
80
70
20
200
300
400
800
100
500
700
600
ADS62P49 / ADS62P29
ADS62P48 / ADS62P28
www.ti.com............................................................................................................................................................. SLAS635A – APRIL 2009 – REVISED JUNE 2009
All plots are at 25°C, AVDD = 3.3 V, DRVDD = 1.8 V, maximum rated sampling frequency, sine wave input clock. 1.5 VPP
differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, internal reference mode, 0 dB gain,
LVDS output interface, 32K point FFT (unless otherwise noted)
SFDR CONTOUR, 0 dB GAIN, UP TO 500 MHz
Figure 87.
SFDR CONTOUR, 6 dB GAIN, UP TO 800 MHz
Figure 88.
Copyright © 2009, Texas Instruments Incorporated
Submit Documentation Feedback
49
Product Folder Link(s): ADS62P49 / ADS62P29 ADS62P48 / ADS62P28



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com