SI4313 datasheet(45/52 Pages) SILABS

45 / 52 page

Si4313-B1

Rev. 0.5

13. Pin Descriptions: Si4313

Pin Name

I/O

Description

VDD_RF

VDD

+1.8 to +3.6 V supply voltage input to all analog +1.7 V regulators. The recommended VDD supply voltage

is +3.3 V.

Transmit output pin. The PA output is an open-drain connection; so, the L-C match must supply VDD

(+3.3 VDC nominal) to this pin.

3NC

—

No Connect.

4RX

—

No Connect.

—

No Connect. Not connected internally to any circuitry.

No Connect

GPIO_0

I/O

General Purpose Digital I/O that may be configured through the registers to perform various functions

including: Microcontroller Clock Output, FIFO status, POR, Wake-Up timer, Low Battery Detect, AntDiver-

sity control, etc. See the SPI GPIO Configuration Registers, Address 0Bh, 0Ch, and 0Dh for more infor-

mation.

GPIO_1

I/O

GPIO_2

I/O

VDR

Regulated Output Voltage of the Digital 1.7 V Regulator. A 1 µF decoupling capacitor is required.

—

Internally this pin is tied to the paddle of the package. This pin should be left unconnected or connected to

GND only.

VDD_DIG

VDD

+1.8 to +3.6 V supply voltage input to the Digital +1.7 V Regulator. The recommended VDD supply voltage

is +3.3 V.

SDO

0–VDD V digital output that provides a serial readback function of the internal control registers.

SDI

Serial Data input. 0–VDD V digital input. This pin provides the serial data stream for the 4-line serial data

bus.

SCLK

Serial Clock input. 0–VDD V digital input. This pin provides the serial data clock function for the 4-line

serial data bus. Data is clocked into the Si4313 on positive edge transitions.

nSEL

Serial Interface Select input. 0– VDD V digital input. This pin provides the Select/Enable function for the 4-

line serial data bus. The signal is also used to signify burst read/write mode.

nIRQ

General Microcontroller Interrupt Status output. When the Si4313 exhibits anyone of the Interrupt Events

the nIRQ pin will be set low=0. Please see the Control Logic registers section for more information on the

Interrupt Events. The Microcontroller can then determine the state of the interrupt by reading a corre-

sponding SPI Interrupt Status Registers, Address 03h and 04h. No external resistor pull-up is required,

but it may be desirable if multiple interrupt lines are connected.

XOUT

Crystal Oscillator Output. Connect to an external 30 MHz crystal or leave floating if driving the Xin pin with

an external signal source.

XIN

Crystal Oscillator Input. Connect to an external 30 MHz crystal or to an external source. If using an exter-

nal clock source with no crystal, dc coupling with a nominal 0.8 VDC level is recommended with a mini-

mum ac amplitude of 700 mVpp.

SDN

Shutdown input pin. 0–VDD V digital input. SDN should be = 0 in all modes except Shutdown mode. When

SDN =1 the chip will be completely shutdown and the contents of the registers will be lost.

PKG

PADDLE_GND

GND

The exposed metal paddle on the bottom of the Si4313 supplies the RF and circuit ground(s) for the entire

chip. It is very important that a good solder connection is made between this exposed metal paddle and

the ground plane of the PCB underlying the Si4313.

GND

PAD

15 SCLK

SDI

SDO

VDD_DIG

VDD

SI4313 Datasheet(PDF) 45 Page - Silicon Laboratories

SI4313 Datasheet(HTML) 45 Page - Silicon Laboratories

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

Datasheet Download

Link URL