Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

LTC2463 Datasheet(PDF) 8 Page - Linear Technology

Part # LTC2463
Description  Ultra-Tiny, 16-Bit I짼C ?誇 ADCs with 10ppm/째C Max Precision Reference
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LINER [Linear Technology]
Direct Link  http://www.linear.com
Logo LINER - Linear Technology

LTC2463 Datasheet(HTML) 8 Page - Linear Technology

Back Button LTC2463 Datasheet HTML 4Page - Linear Technology LTC2463 Datasheet HTML 5Page - Linear Technology LTC2463 Datasheet HTML 6Page - Linear Technology LTC2463 Datasheet HTML 7Page - Linear Technology LTC2463 Datasheet HTML 8Page - Linear Technology LTC2463 Datasheet HTML 9Page - Linear Technology LTC2463 Datasheet HTML 10Page - Linear Technology LTC2463 Datasheet HTML 11Page - Linear Technology LTC2463 Datasheet HTML 12Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 20 page
background image
LTC2461/LTC2463
8
24613f
APPLICATIONS INFORMATION
CONVERTER OPERATION
Converter Operation Cycle
The LTC2461/LTC2463 are low power, delta sigma, ana-
log to digital converters with a simple I2C interface (see
Figure 1). The LTC2463 has a fully differential input while
the LTC2461 is single-ended. Both are pin and software
compatible. Their operation is composed of three distinct
states: CONVERT, SLEEP/NAP, and DATA INPUT/OUTPUT
(see Figure 2). The operation begins with the CONVERT
state. Once the conversion is finished, the converter auto-
matically powers down (NAP) or, under user control, both
the converter and reference are powered down (SLEEP).
The conversion result is held in a static register while the
device is in this state. The cycle concludes with the DATA
INPUT/OUTPUT state. Once all 16-bits are read the device
begins a new conversion.
The CONVERT state duration is determined by the LTC2461/
LTC2463 conversion time (nominally 16.6 milliseconds).
Once started, this operation can not be aborted except by a
low power supply condition (VCC < 2.1V) which generates
an internal power-on reset signal.
After the completion of a conversion, the LTC2461/LTC2463
enters the SLEEP/NAP state and remains there until a valid
Figure 2. LTC2461/LTC2463 State Transition Diagram
read/write is acknowledged. Following this condition, the
ADC transitions into the DATA INPUT/OUTPUT state.
While in the SLEEP/NAP state, the LTC2461/LTC2463’s
converters are powered down. This reduces the supply
DATA INPUT/OUTPUT
SLEEP/NAP
CONVERT
POWER-ON RESET
YES
24613 F02
STOP
OR
READ 16 BITS
READ/WRITE
ACKNOWLEDGE
NO
YES
NO
BLOCK DIAGRAM
Figure 1. Functional Block Diagram
A/D
CONVERTER
DECIMATING
SINC FILTER
SDA
REFOUT
COMP
REF–
IN+
(IN)
IN–
(GND)
SCL
A0
24613 BD
–
A/D
CONVERTER
INTERNAL
REFERENCE
( ) PARENTHESIS INDICATE LTC2461
I2C
INTERFACE
INTERNAL
OSCILLATOR
1
VCC
12
2
3
5
6
8
GND
4, 7, 11, 13 (DD PACKAGE)
9
10



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com