370 datasheet(58/68 Pages) INTEL

58 / 68 page

Package Mechanical Specifications and Pin Information

Datasheet

DSTBP[3:0]#

Input/

Output

Data strobe used to latch in D[63:0]#.

FERR#/PBE#

Output

FERR# (Floating-point Error)PBE#(Pending Break Event) is a

multiplexed signal and its meaning is qualified with STPCLK#. When

STPCLK# is not asserted, FERR#/PBE# indicates a floating point

when the processor detects an unmasked floating-point error. FERR#

is similar to the ERROR# signal on the Intel 387 coprocessor, and is

included for compatibility with systems using MS-DOS*-type

floating-point error reporting. When STPCLK# is asserted, an

assertion of FERR#/PBE# indicates that the processor has a pending

break event waiting for service. The assertion of FERR#/PBE#

indicates that the processor should be returned to the Normal state.

When FERR#/PBE# is asserted, indicating a break event, it will

remain asserted until STPCLK# is deasserted. Assertion of PREQ#

when STPCLK# is active will also cause an FERR# break event.

For additional information on the pending break event functionality,

including identification of support of the feature and enable/disable

information, refer to Volume 3 of the Intel® Architecture Software

developer’s manual and the Intel® Processor Identification and

CPUID Instruction application note.

GTLREF

Input

GTLREF determines the signal reference level for AGTL+ input pins.

GTLREF should be set at 2/3 VCCP. GTLREF is used by the AGTL+

receivers to determine if a signal is a logical 0 or logical 1.

HIT#

HITM#

Input/

Output

Input/

Output

HIT# (Snoop Hit) and HITM# (Hit Modified) convey transaction

snoop operation results. Either FSB agent may assert both HIT# and

HITM# together to indicate that it requires a snoop stall, which can

be continued by reasserting HIT# and HITM# together.

IERR#

Output

IERR# (Internal Error) is asserted by a processor as the result of an

internal error. Assertion of IERR# is usually accompanied by a

SHUTDOWN transaction on the FSB. This transaction may optionally

be converted to an external error signal (e.g., NMI) by system core

logic. The processor will keep IERR# asserted until the assertion of

RESET#, BINIT#, or INIT#.

IGNNE#

Input

IGNNE# (Ignore Numeric Error) is asserted to force the processor to

ignore a numeric error and continue to execute noncontrol floating-

point instructions. If IGNNE# is deasserted, the processor generates

an exception on a noncontrol floating-point instruction if a previous

floating-point instruction caused an error. IGNNE# has no effect

when the NE bit in control register 0 (CR0) is set.

IGNNE# is an asynchronous signal. However, to ensure recognition

of this signal following an Input/Output write instruction, it must be

valid along with the TRDY# assertion of the corresponding Input/

Output Write bus transaction.

Table 16.

Signal Description (Sheet 4 of 8)

Name

Type

Description

Signals

Associated

Strobe

D[15:0]#, DINV[0]#

DSTBP[0]#

D[31:16]#, DINV[1]#

DSTBP[1]#

D[47:32]#, DINV[2]#

DSTBP[2]#

D[63:48]#, DINV[3]#

DSTBP[3]#

370 Datasheet(PDF) 58 Page - Intel Corporation

370 Datasheet(HTML) 58 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68

Datasheet Download

Link URL