| Electronic Components Datasheet Search |
|
360J Datasheet(PDF) 19 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
360J Datasheet(HTML) 19 Page - Intel Corporation |
|
19 / 68 page ![]() Datasheet 19 Electrical Specifications 3.7 CMOS Signals CMOS input signals are shown in Table 2. Legacy output FERR#, IERR# and other non- AGTL+ signals (THERMTRIP# and PROCHOT#) utilize open drain output buffers. These signals do not have setup or hold time specifications in relation to BCLK[1:0]. However, all of the CMOS signals are required to be asserted for at least three BCLKs in order for the processor to recognize them. See Section 3.9 for the CMOS signal group DC specifications. 3.8 Maximum Ratings Table 3 lists the processor’s maximum environmental stress ratings. The processor should not receive a clock while subjected to these conditions. Functional operating parameters are listed in the AC and DC tables. Extended exposure to the maximum ratings may affect device reliability. Furthermore, although the processor contains protective circuitry to resist damage from electro static discharge (ESD), one should always take precautions to avoid high static voltages or electric fields. NOTES: 1. This rating applies to any processor pin. 2. Contact Intel for storage requirements in excess of one year. 3.9 Processor DC Specifications The processor DC specifications in this section are defined at the processor core (pads) unless noted otherwise. See Table 2 for pin signal definitions and signal pin assignments. Most of the signals on the FSB are in the AGTL+ signal group. The DC specifications for these signals are listed in Table 9. DC specifications for the CMOS group are listed in Table 10. Table 4 through Table 10 list the DC specifications for the Celeron M processor and are valid only while meeting specifications for junction temperature, clock frequency, and input voltages. Active mode load line specifications apply in all states except in the Deep Sleep state. VCC,BOOT is the default voltage driven by the voltage regulator at power up in order to set the VID values. Unless specified otherwise, all specifications for the Celeron M processor are at Tjunction = 100°C. Care should be taken to read all notes associated with each parameter. Table 3. Processor DC Absolute Maximum Ratings Symbol Parameter Min Max Unit Notes TSTORAGE Processor Storage Temperature -40 85 °C 2 V CC Any Processor Supply Voltage with Respect to VSS -0.3 1.6 V 1 VinAGTL+ AGTL+ Buffer DC Input Voltage with Respect to VSS -0.1 1.6 V 1, 2 VinAsynch_CMOS CMOS Buffer DC Input Voltage with Respect to VSS -0.1 1.6 V 1, 2 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |