LTC2460CMS datasheet(12/20 Pages) LINER

12 / 20 page

LTC2460/LTC2462

24602f

while CS is LOW. These tests are not required op-

erational steps but may be useful for some applications.

When the data is available, the user applies 16 clock cycles

to transfer the result. The CS rising edge is then used to

initiate a new conversion.

The operation example of Figure 7 is identical to that of

Figure 6, except the new conversion cycle is triggered by

the falling edge of the serial clock (SCK).

Serial Clock Idle-Low (CPOL = 0) Examples

In Figure 8, following a conversion cycle the LTC2460/

LTC2462 automatically enters the NAP state. The device

reference will power down if the SLP bit was set high

prior to the just completed conversion and CS is HIGH.

Once CS goes low, the reference powers up. The user

determines data availability (and the end of conversion)

based upon external timing. The user then pulls CS low

(CS =

↓) and uses 16 clock cycles to transfer the result.

Following the 16th rising edge of the clock, CS is pulled high

(CS =

↑), which triggers a new conversion.

The timing diagram in Figure 9 is identical to that of Figure 8,

except in this case a new conversion is triggered by SCK.

The 16th SCK falling edge triggers a new conversion cycle

and the CS signal is subsequently pulled high.

Examples of Aborting Cycle using CS

For some applications, the user may wish to abort the I/O

cycle and begin a new conversion. If the LTC2460/LTC2462

are in the data output state, a CS rising edge clears the

remaining data bits from the output register, aborts the out-

put cycle and triggers a new conversion. Figure 10 shows

an example of aborting an I/O with idle-high (CPOL = 1)

and Figure 11 shows an example of aborting an I/O with

idle-low (CPOL = 0).

A new conversion cycle can be triggered using the CS

signal without having to generate any serial clock pulses

as shown in Figure 12. If SCK is maintained at a low logic

level, after the end of a conversion cycle, a new conver-

sion operation can be triggered by pulling CS low and

then high. When CS is pulled low (CS = LOW), SDO will

APPLICATIONS INFORMATION

Figure 8. Idle-Low (CPOL = 0) Clock. CS Triggers a New Conversion

D15

D14

D13

D12

clk1

clk2

clk3

clk4 clk14

clk15

clk16

SCK

SD0

CONVERT

NAP

DATA OUTPUT

24602 F08

SDI

EN2

SPD

SLP

EN1

Figure 7. Idle-High (CPOL = 1) Clock Operation Example.

A 17th Clock Pulse is Used to Trigger a New Conversion Cycle

D15

D14

D13

D12

SD0

clk1

clk2

clk3

clk4

clk15

clk16

clk17

SCK

CONVERT

NAP

DATA OUTPUT

24602 F07

SDI

EN2

SPD

SLP

EN1

LTC2460CMS Datasheet(PDF) 12 Page - Linear Technology

LTC2460CMS Datasheet(HTML) 12 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20

Datasheet Download

Link URL