Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

LC4101C Datasheet(PDF) 2 Page - Sanyo Semicon Device

Part # LC4101C
Description  LCD Dot Matrix Segment Driver for STN Displays
PDF  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SANYO [Sanyo Semicon Device]
Direct Link  https://www.sanyo-av.com/us/
Logo SANYO - Sanyo Semicon Device

LC4101C Datasheet(HTML) 2 Page - Sanyo Semicon Device

  LC4101C Datasheet HTML 1Page - Sanyo Semicon Device LC4101C Datasheet HTML 2Page - Sanyo Semicon Device LC4101C Datasheet HTML 3Page - Sanyo Semicon Device LC4101C Datasheet HTML 4Page - Sanyo Semicon Device LC4101C Datasheet HTML 5Page - Sanyo Semicon Device LC4101C Datasheet HTML 6Page - Sanyo Semicon Device LC4101C Datasheet HTML 7Page - Sanyo Semicon Device LC4101C Datasheet HTML 8Page - Sanyo Semicon Device LC4101C Datasheet HTML 9Page - Sanyo Semicon Device  
Zoom Inzoom in Zoom Outzoom out
 2 / 9 page
background image
Allowable Operating Ranges at Ta = –20 to +75°C, standard VSS, VEEn = VEE1 or VEE2, VSSn = VSS1 or VSS2
Note: 1. The voltages V0, V2, V3, and V5 must obey the relationships VEEn ≥ V0 ≥ V2 ≥ VEE – 7, and 7 ≥ V3 ≥ V5 ≥ VSSn. (Unit: V)
2. When turning on the power supplies, first turn on the logic system power supply and then turn on the high-voltage system power supply;
alternatively, turn both on at the same time.
When turning off the power supplies, first turn off the high-voltage system power supply and then turn off the logic system power supply;
alternatively, turn both off at the same time.
No. 5280-2/9
LC4101C
Parameter
Symbol
Conditions
min
typ
max
Unit
VDD
3.0
5.5
V
Supply voltage
VEEn
20
36
V
VSSn
0
V
Input high-level voltage
VIH
D0 to D7, CP, L/R, BS, DF, TEST, DISP,
0.8 VDD
VDD
V
EIO1, EIO2, LOAD
Input low-level voltage
VIL
D0 to D7, CP, L/R, BS, DF, TEST, DISP,
0
0.2 VDD
V
EIO1, EIO2, LOAD
V0, V2
V0, V2
VEEn – 7
VEEn
V
Input voltage
V3
V3
0
VSSn + 7
V
V5
V5
0
V
CP clock frequency
fcp
CP
12
MHz
High-level load
tw (ldh)
LOAD
50
ns
pulse width
High-level clock
tw (cph)
CP
28
ns
pulse width
Low-level clock
tw (cpl)
CP
28
ns
VDD =
pulse width
5 V ± 10%
Load clock frequency
fload
LOAD
1
MHz
LOAD/CP setup time
tsu (ld)
LOAD, CP
30
ns
LOAD/CP hold time
tho (ld)
LOAD, CP
200
ns
DATA/CP setup time
tsu (cp)
CP, D0 to D7
28
ns
DATA/CP hold time
tho (cp)
CP, D0 to D7
20
ns
EIO input setup time
tsu (ei)
CP, EIO1, EIO2
30
ns
Clock rise time
tr
LOAD, CP
50
ns
Clock fall time
tf
LOAD, CP
50
ns
CP clock frequency
fcp
CP
6.5
MHz
High-level load
tw (ldh)
LOAD
50
ns
pulse width
High-level clock
tw (cph)
CP
40
ns
pulse width
Low-level clock
tw (cpl)
CP
40
ns
VDD =
pulse width
3 to 4.5 V
Load clock frequency
fload
LOAD
200
kHz
LOAD/CP setup time
tsu (ld)
LOAD, CP
35
ns
LOAD/CP hold time
tho (ld)
LOAD, CP
350
ns
DATA/CP setup time
tsu (cp)
CP, D0 to D7
50
ns
DATA/CP hold time
tho (cp)
CP, D0 to D7
50
ns
EIO input setup time
tsu (ei)
CP, EIO1, EIO2
45
ns
Clock rise time
tr
LOAD, CP
50
ns
Clock fall time
tf
LOAD, CP
50
ns



Html Pages

1 2 3 4 5 6 7 8 9


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com