65C datasheet(104/112 Pages) RENESAS

104 / 112 page

R01DS0015EJ0100 Rev.1.00

Page 104 of 109

Feb 07, 2011

M16C/65C Group

5. Electrical Characteristics

VCC1 = VCC2 = 3 V

Switching Characteristics

(VCC1 = VCC2 = 3 V, VSS = 0 V, at Topr = -20°C to 85°C/-40°C to 85°C unless otherwise specified)

5.3.4.4

In Wait State Setting 2

φ + 3φ, 2φ + 4φ, 3φ + 4φ, and 4φ + 5φ, and When

Accessing External Area

Notes:

Calculated according to the BCLK frequency as follows:

This standard value shows the timing when the output is

off, and does not show hold time of data bus.

Hold time of data bus varies with capacitor volume and pull-

up (pull-down) resistance value.

Hold time of data bus is expressed in

t =

−CR × ln(1 − V

OL/VCC2)

by a circuit of the right figure.

For example, when VOL = 0.2VCC2, C = 30 pF, R = 1 kΩ,

hold time of output low level is

t =

−30 pF × 1 kΩ × In(1 − 0.2V

CC2/VCC2)

= 6.7 ns.

Calculated according to the BCLK frequency as follows:

Hold time is equal to or less than 0 ns when the BCLK frequency exceeds 20 MHz.

Table 5.62

Memory Expansion and Microprocessor Modes (in Wait State Setting 2

φ + 3φ, 2φ + 4φ,

φ + 4φ, and 4φ + 5φ, and When Accessing External Area)

Symbol

Parameter

Measuring

Condition

Standard

Unit

Min.

Max.

td(BCLK-AD)

Address output delay time

See

Figure 5.29

th(BCLK-AD)

Address output hold time (in relation to BCLK)

0ns

th(RD-AD)

Address output hold time (in relation to RD)

0ns

th(WR-AD)

Address output hold time (in relation to WR)

(Note 2)

td(BCLK-CS)

Chip select output delay time

th(BCLK-CS)

Chip select output hold time (in relation to BCLK)

0ns

td(BCLK-ALE)

ALE signal output delay time

th(BCLK-ALE)

ALE signal output hold time

-4

td(BCLK-RD)

RD signal output delay time

th(BCLK-RD)

RD signal output hold time

0ns

td(BCLK-WR)

WR signal output delay time

th(BCLK-WR)

WR signal output hold time

0ns

td(BCLK-DB)

Data output delay time (in relation to BCLK)

td(DB-WR)

Data output delay time (in relation to WR)

(Note 1)

th(WR-DB)

Data output hold time (in relation to WR) (3)

(Note 4)

0.5

–

() 10

BCLK

()

------------------------------------40 ns

[]

–

n is 3 for 2

φ + 3φ, 4 for 2φ + 4φ, 4 for 3φ + 4φ, and 5 for 4φ + 5φ.

0.5

BCLK

()

----------------------15 ns

[]

–

DBi

0.5

BCLK

()

----------------------25 ns

[]

–

65C Datasheet(PDF) 104 Page - Renesas Technology Corp

65C Datasheet(HTML) 104 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL