CY23FS08OXCT datasheet(11/15 Pages) CYPRESS

11 / 15 page

CY23FS08

Document Number: 38-07518 Rev. *F

Page 11 of 15

DC Electrical Characteristics

Parameter

Description

Test Conditions

Min

Typ

Max

Unit

VIL

Input Low Voltage

CMOS Levels, 30% of VDD

–

0.3×VDD

VIH

Input High Voltage

CMOS Levels, 70% of VDD

0.7×VDD

––

IIL

Input Low Current

VIN = VSS (100k pull up only)

–

µA

IIH

Input High Current

VIN = VDD (100k pull down only)

–

µA

IOL

Output Low Current

VOL = 0.5 V, VDD = 2.5 V

–

VOL = 0.5 V, VDD = 3.3 V

–

IOH

Output High Current

VOH = VDD – 0.5 V, VDD = 2.5 V

–

VOH = VDD – 0.5 V, VDD = 3.3 V

–

IDDQ

Quiescent Current

All Inputs grounded, PLL and DCXO in bypass

mode, Reference Input = 0

––

250

µA

Switching Characteristics

Parameter[7]

Description

Test Conditions

Min

Typ

Max

Unit

fREF

Reference Frequency

Commercial Grade

1.04

–

200

MHz

Industrial Grade

1.04

–

166.7

MHz

fOUT

Output Frequency

15 pF Load, Commercial Grade

1.70

–

200

MHz

15 pF Load, Industrial Grade

1.70

–

166.7

MHz

fXIN

DCXO Frequency

8.0

–

MHz

tDC

Duty Cycle

Measured at VDD/2

–

tSR(I)

Input Slew Rate

Measured on REF1 Input, 30% to 70% of VDD

0.5

–

4.0

V/ns

tSR(O)

Output Slew Rate

Measured from 20% to 80% of VDD = 3.3V, 15 pF Load

0.8

–

4.0

V/ns

Measured from 20% to 80% of VDD =2.5V, 15 pF Load

0.4

–

3.0

V/ns

tSK(O)

Output to Output Skew

All outputs equally loaded, measured at VDD/2

–

110

200

tSK(IB)

Intrabank Skew

All outputs equally loaded, measured at VDD/2

–

tSK(PP)

Part to Part Skew

Measured at VDD/2

–

500

t()[6]

Static Phase Offset

Measured at VDD/2

–

250

tD()[6]

Dynamic Phase Offset

Measured at VDD/2

–

500

tJ(CC)

Cycle-to-Cycle Jitter

Load = 15 pF, fOUT 6.25 MHz

–

100

200

–18

psRMS

tLOCK

Lock Time

At room temperature with 18.432 MHz Crystal

–

Ordering Information

Part Number

Package Type

Product Flow

Pb-free

CY23FS08OXI

28-pin SSOP

Industrial, –40 °C to 85 °C

CY23FS08OXIT

28-pin SSOP – Tape and Reel

Industrial, –40 °C to 85 °C

CY23FS08OXC

28-pin SSOP

Commercial, 0 °C to 70 °C

CY23FS08OXCT

28-pin SSOP – Tape and Reel

Commercial, 0 °C to 70 °C

Notes

6. The

t() reference feedback input delay is guaranteed for a maximum 4:1 input edge ratio between the two signals as long as tSR(I) is maintained.

7. Parameters guaranteed by design and characterization, not 100% tested in production.

[+] Feedback

CY23FS08OXCT Datasheet(PDF) 11 Page - Cypress Semiconductor

CY23FS08OXCT Datasheet(HTML) 11 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15

Datasheet Download

Link URL