Electronic Components Datasheet Search
  English  ▼

X  

HT68F03 Datasheet(PDF) 17 Page - Holtek Semiconductor Inc

Part # HT68F03
Description  Small Package Enhanced Flash Type 8-Bit MCU with EEPROM
PDF  147 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HOLTEK [Holtek Semiconductor Inc]
Direct Link  http://www.holtek.com
Logo HOLTEK - Holtek Semiconductor Inc

HT68F03 Datasheet(HTML) 17 Page - Holtek Semiconductor Inc

Back Button HT68F03 Datasheet HTML 13Page - Holtek Semiconductor Inc HT68F03 Datasheet HTML 14Page - Holtek Semiconductor Inc HT68F03 Datasheet HTML 15Page - Holtek Semiconductor Inc HT68F03 Datasheet HTML 16Page - Holtek Semiconductor Inc HT68F03 Datasheet HTML 17Page - Holtek Semiconductor Inc HT68F03 Datasheet HTML 18Page - Holtek Semiconductor Inc HT68F03 Datasheet HTML 19Page - Holtek Semiconductor Inc HT68F03 Datasheet HTML 20Page - Holtek Semiconductor Inc HT68F03 Datasheet HTML 21Page - Holtek Semiconductor Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 147 page
background image
Symbol
Parameter
Test Conditions
Min.
Typ.
Max.
Unit
VDD
Conditions
fTIMER
Timer I/P Frequency (TMR)
2.2~
5.5V
¾
2
¾
8
MHz
2.7~
5.5V
¾
2
¾
10
MHz
3.3~
5.5V
¾
2
¾
12
MHz
4.5~
5.5V
¾
2
¾
16
MHz
fLIRC
System Clock (LIRC)
5V
Ta=25
°C
-10%
32
+10%
kHz
tRES
External Reset Low Pulse Width
¾¾
1
¾¾
ms
tINT
Interrupt Pulse Width
¾¾
1
¾¾
tSYS
tLVR
Low Voltage Width to Reset
¾¾
120
240
480
ms
tLVD
Low Voltage Width to Interrupt
¾¾
20
45
90
ms
tLVDS
LVDO stable time
¾¾
15
¾¾
ms
tBGS
VBG Turn on Stable Time
¾¾
200
¾¾
ms
tSST
System Start-up Timer Period
(Wake-up from HALT)
¾
fSYS=XTAL or RTC OSC
¾
1024
¾
tSYS
fSYS=ERC or HIRC OSC
¾
15~16
¾
fSYS=LIRC OSC
¾
1~2
¾
Note:
1. tSYS=1/fSYS
2. * For fERC, as the resistor tolerance will influence the frequency a precision resistor is recommended.
3. To maintain the accuracy of the internal HIRC oscillator frequency, a 0.1
mF decoupling capacitor should be
connected between VDD and VSS and located as close to the device as possible.
A/D Converter Characteristics
Ta=25
°C
Symbol
Parameter
Test Conditions
Min.
Typ.
Max.
Unit
VDD
Conditions
AVDD
A/D Converter Operating Voltage
¾
VREF=AVDD
2.7
¾
5.5
V
VADI
A/D Converter Input Voltage
¾¾
0
¾
VREF
V
VREF
A/D Converter Reference Voltage
¾¾
2
¾
AVDD
V
DNL
Differential Non-linearity
5V
tADCK= 1.0
ms
¾±1
±2
LSB
INL
Integral Non-linearity
5V
tADCK= 1.0
ms
¾±2
±4
LSB
IADC
Additional Power Consumption if
A/D Converter is Used
3V
No load, tADCK= 0.5
ms
¾
0.90
1.35
mA
5V
No load, tADCK= 0.5
ms
¾
1.20
1.80
mA
tADCK
A/D Converter Clock Period
2.2~
5.5V
¾
0.5
¾
10
ms
tADC
A/D Conversion Time (Include
Sample and Hold Time)
2.2~
5.5V
12-bit A/D Converter
¾
16
¾
tADCK
tADS
A/D Converter Sampling Time
2.2~
5.5V
¾¾
4
¾
tADCK
tON2ST
A/D Converter On-to-Start Time
2.2~
5.5V
¾
2
¾¾
ms
HT66F03/HT66F04/HT68F03/HT68F04
Rev. 1.30
17
February 17, 2011
Ta=25
°C



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com