Electronic Components Datasheet Search
  English  ▼

X  

TPS767D301 Datasheet(PDF) 6 Page - Texas Instruments

Part # TPS767D301
Description  Digital Signal Controller (DSC)
PDF  158 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TPS767D301 Datasheet(HTML) 6 Page - Texas Instruments

Back Button TPS767D301 Datasheet HTML 2Page - Texas Instruments TPS767D301 Datasheet HTML 3Page - Texas Instruments TPS767D301 Datasheet HTML 4Page - Texas Instruments TPS767D301 Datasheet HTML 5Page - Texas Instruments TPS767D301 Datasheet HTML 6Page - Texas Instruments TPS767D301 Datasheet HTML 7Page - Texas Instruments TPS767D301 Datasheet HTML 8Page - Texas Instruments TPS767D301 Datasheet HTML 9Page - Texas Instruments TPS767D301 Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 158 page
background image
SM320F28335-HT
SPRS682 – DECEMBER 2010
www.ti.com
6-14
STANDBY Entry and Exit Timing Diagram
.................................................................................. 112
6-15
HALT Wake-Up Using GPIOn
................................................................................................. 114
6-16
PWM Hi-Z Characteristics
..................................................................................................... 115
6-17
ADCSOCAO or ADCSOCBO Timing
........................................................................................ 117
6-18
External Interrupt Timing
....................................................................................................... 117
6-19
SPI Master Mode External Timing (Clock Phase = 0)
..................................................................... 120
6-20
SPI Master Mode External Timing (Clock Phase = 1)
..................................................................... 122
6-21
SPI Slave Mode External Timing (Clock Phase = 0)
....................................................................... 124
6-22
SPI Slave Mode External Timing (Clock Phase = 1)
....................................................................... 125
6-23
Relationship Between XTIMCLK and SYSCLKOUT
....................................................................... 128
6-24
Example Read Access
......................................................................................................... 130
6-25
Example Write Access
......................................................................................................... 131
6-26
Example Read With Synchronous XREADY Access
...................................................................... 133
6-27
Example Read With Asynchronous XREADY Access
..................................................................... 134
6-28
Write With Synchronous XREADY Access
.................................................................................. 136
6-29
Write With Asynchronous XREADY Access
................................................................................ 137
6-30
External Interface Hold Waveform
............................................................................................ 139
6-31
XHOLD/XHOLDA Timing Requirements (XCLKOUT = 1/2 XTIMCLK)
.................................................. 140
6-32
ADC Power-Up Control Bit Timing
........................................................................................... 142
6-33
ADC Analog Input Impedance Model
........................................................................................ 143
6-34
Sequential Sampling Mode (Single-Channel) Timing
...................................................................... 144
6-35
Simultaneous Sampling Mode Timing
....................................................................................... 145
6-36
McBSP Receive Timing
........................................................................................................ 149
6-37
McBSP Transmit Timing
....................................................................................................... 149
6-38
McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0
................................................... 150
6-39
McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0
................................................... 151
6-40
McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1
................................................... 152
6-41
McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1
................................................... 153
6
List of Figures
Copyright © 2010, Texas Instruments Incorporated



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com