PCA9698 datasheet(8/48 Pages) NXP

8 / 48 page

PCA9698

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 3 August 2010

8 of 48

NXP Semiconductors

PCA9698

40-bit Fm+ I2C-bus advanced I/O port with RESET, OE and INT

7.2 Alert response, GPIO All Call and Device ID addresses

Three other different addresses can be sent to the PCA9698.

• Alert Response address: allows to perform an ‘SMBus Alert’ operation as defined in

the SMBus specification. This address is always used to perform a Read operation.

See Section 7.11 “SMBus Alert output (SMBALERT)” for more information.

• GPIO All Call address: allows to program several Advanced GPIO devices at the

same time. This address is always used to perform a Write operation. See Section 7.6

“GPIO All Call” for more information.

• Device ID address: allows to read ID information from the device (manufacturer, part

identification, revision). See Section 7.5 “Device ID - PCA9698 ID field” for more

information.

7.3 Command register

Following the successful acknowledgement of the slave address + R/W bit, the bus

master will send a byte to the PCA9698, which will be stored in the Command register.

The lowest 6 bits are used as a pointer to determine which register will be accessed.

Registers are divided into 2 categories: 5-bank register category, and 1-bank register

category.

Only a command register code with the 7 least significant bits equal to the 28 allowable

values as defined in Table 3 “Register summary” will be acknowledged. Reserved or

undefined command codes will not be acknowledged. At power-up, this register defaults

to 80h, with the AI bit set to ‘1’, and the lowest 7 bits set to ‘0'.

During a write operation, the PCA9698 will acknowledge a byte sent to the OP, PI, IOC,

MSK, OUTCONF, ALLBNK, and MODE registers, but will not acknowledge a byte sent to

the IPx registers since these are read-only registers.

Fig 6.

Alert Response address

Fig 7.

GPIO All Call address

Fig 8.

Device ID address

002aab938

R/W

002aab939

R/W

002aab940

Fig 9.

Command register

002aab941

−

Auto-Increment

default at power-up

or after RESET

PCA9698 Datasheet(PDF) 8 Page - NXP Semiconductors

PCA9698 Datasheet(HTML) 8 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

Datasheet Download

Link URL