LPC4350 datasheet(61/145 Pages) NXP

61 / 145 page

LPC4350_30_20_10

All information provided in this document is subject to legal disclaimers.

Objective data sheet

Rev. 2.1 — 23 September 2011

61 of 145

NXP Semiconductors

LPC4350/30/20/10

32-bit ARM Cortex-M4/M0 microcontroller

TDI

[3]

I; PU I

Test Data In for JTAG interface.

USB0 pins

USB0_DP

[7]

I/O

USB0 bidirectional D+ line.

USB0_DM

[7]

I/O

USB0 bidirectional D

 line.

USB0_VBUS

[7]

I/O

VBUS pin (power on USB cable).

USB0_ID

[8]

Indicates to the transceiver whether connected to an

A-device (LOW) or a B-device (HIGH).

USB0_RREF

[8]

12.0 k

 (accuracy 1 %) on-board resistor to ground

for current reference.

USB1 pins

USB1_DP

F12

129 89

[9]

I/O

USB1 bidirectional D+ line.

USB1_DM

G12

E10

130 90

[9]

I/O

USB1 bidirectional D

 line.

I2C-bus pins

I2C0_SCL

L15

132 92

[10] I; F

I/O

I2C clock input/output. Open-drain output (for I2C-bus

compliance).

I2C0_SDA

L16

133 93

[10] I; F

I/O

I2C data input/output. Open-drain output (for I2C-bus

compliance).

Reset and wake-up pins

RESET

185 128

[11]

I; IA

External reset input: A LOW on this pin resets the

device, causing I/O ports and peripherals to take on

their default states, and processor execution to begin

at address 0.

WAKEUP0

187 130

[11]

I; IA

External wake-up input; can raise an interrupt and

can cause wake-up from any of the low power modes.

WAKEUP1

A10

[11]

I; IA

External wake-up input; can raise an interrupt and

can cause wake-up from any of the low power modes.

WAKEUP2

[11]

I; IA

External wake-up input; can raise an interrupt and

can cause wake-up from any of the low power modes.

WAKEUP3

[11]

I; IA

External wake-up input; can raise an interrupt and

can cause wake-up from any of the low power modes.

ADC pins

ADC0_0/

ADC1_0/DAC

[8]

I; IA

ADC input channel 0. Shared between 10-bit ADC0/1

and DAC.

ADC0_1/

ADC1_1

[8]

I; IA

ADC input channel 1. Shared between 10-bit ADC0/1.

ADC0_2/

ADC1_2

206 143

[8]

I; IA

ADC input channel 2. Shared between 10-bit ADC0/1.

ADC0_3/

ADC1_3

200 139

[8]

I; IA

ADC input channel 3. Shared between 10-bit ADC0/1.

ADC0_4/

ADC1_4

199 138

[8]

I; IA

ADC input channel 4. Shared between 10-bit ADC0/1.

Table 3.

Pin description …continued

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

Symbol

Description

LPC4350 Datasheet(PDF) 61 Page - NXP Semiconductors

LPC4350 Datasheet(HTML) 61 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL